Multicast parallel pipeline router architecture for Network-on-Chip

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2008, Pages 1396-1401

  Samman, Faizal A ^a   Hollstein, Thomas ^a   Glesner, Manfred ^a,b  

^a DARMSTADT UNIVERSITY OF TECHNOLOGY   (Germany)

^b HASANUDDIN UNIVERSITY   (Indonesia)

Author keywords

[No Author keywords available]

Indexed keywords

AREA OVERHEAD; COMMUNICATION LINK; DESTINATION NODES; MULTICAST; MULTICAST PACKETS; MULTICAST SERVICES; NETWORK ON CHIPS; NETWORK-ON-CHIP; ON-CHIP NETWORK; ROUTER ARCHITECTURES; UNICAST;

BROADCASTING; ELECTRIC NETWORK TOPOLOGY; INDUSTRIAL ENGINEERING; MULTICASTING; PIPELINES; ROUTERS; ROUTING ALGORITHMS; TESTING;

ARCHITECTURAL DESIGN;

EID: 49749088882     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2008.4484869     Document Type: Conference Paper

References (18)

1. ITRS, http://www.itrs.net, 2006.
2. L. Benini and G. De Micheli, "Networks on Chips: A New SoC Paradigm," IEEE Computer, vol. 35, pp. 70-78, Jan. 2002.
3. W. J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks," The 38th ACM Design Automation Conf., pp. 684-689, 2001.
4. A. Jantsch and H. Tenhunen, Networks on Chip, Kluwer Academic Publisher, Hingham, MA, USA, 2003.
5. M. Millberg, E. Nilsson, R. Thid and A. Jantsch, "Guaranteed Bandwidth using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip," Proc. Design, Automation and Test in Europe Conf. and Exhibition (DATE'04), pp. 890-895, 2004.
6. M. B. Taylor, J. Kim, J. Miller, et. al., "The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs," IEEE Micro, vol. 22, issue 2, pp. 25-35, Mar-Apr. 2002.
7. M. K. -F. Schäfer, T. Hollstein, H. Zimmer, M. Glesner, "Deadlock-Free Routing and Component Placement for Irregular Mesh-based Network-on-Chip," IEEE/ACM Int'l Conf. on CAD (ICCAD'05), pp. 238-245, 2005.
8. F. Karim, A. Nguyen and S. Dey, "An Interconnect Architecture for Networking Systems on Chips," IEEE Micro, vol. 22, issue 5, pp. 36-45, Sept-Oct. 2002.
9. P. Guerrier and A. Greiner, "A Generic Architecture for On-Chip Packet-Switched Interconnection," Proc. Design, Automation and Test in Europe Conf. and Exhibition (DATE'00), pp. 250-256, 2000.
10. I. M. Panades, A. Greiner and A. Sheibanyrad, "A Low Cost Network-on-Chip with Guaranteed Service Well Suited to the GALS Approach," Proc. the 1st Int'l Conf. and Workshop on Nano-Networks), pp. 1-5, 2006.
11. T. A. Bartic, J. -Y. Mignolet, V. Nollet, T. Marescaux, D. Verkest, S. Vernalde and R. Lauwereins, "Topology adaptive network-on-chip design and implementation," IEE Proc. Computers and Digital Techniques, vol. 152, no.4, pp. 467-472, July 2005.
12. L. Benini and D. Bertozzi, "Network-on-chip architectures and design methods," IEE Proc. Computers and Digital Techniques, vol. 152, no.2, pp. 261-272, Mar. 2005.
13. E. Rijpkema, K. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage and E. Waterlander, "Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip," IEE Proc. Computers and Digital Techniques, vol. 150, no. 5, pp. 294-302, Sep. 2003.
14. J. Bainbridge and S. Furber, "Chain: A Delay-Insensitive Chip Area Interconnect," IEEE Micro, vol. 22, issue 5, pp. 16-23, Sept-Oct. 2002.
15. M. Amde, T. Felicijan, A. Efthymiou, D. Edwards and L. Lavagno, "Asynchronous on-chip networks," IEE Proc. Computers and Digital Techniques, vol. 152, no. 2, pp. 273-283, Mar. 2005.
16. T. Bjerregaard and J. Sparsø, "Implementation of guaranteed services in the MANGO clockless network-on-chip," IEE Proc. Computers and Digital Techniques, vol. 153, no.4, pp. 217-229, July 2006.
17. J. Duato, S. Yalamanchili and L. Ni, Interconnection Networks: An Engineering Approach, Revised Printing, San Fransisco, USA: Morgan Kaufmann Publishers, 2003.
18. Z. Lu, B. Yi and A. Jantsch, "Connection-oriented Multicasting in Wormhole-switched Network-on-Chip," Proc. IEEE Comp. Society Annual Symposium on VLSI (ISVLSI'06), 6 pp., 2006.