Exploring power management in multi-core systems

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2008, Pages 708-713

  Bergamaschi, Reinaldo ^a   Han, Guoling ^b   Buyuktosunoglu, Alper ^a   Patel, Hiren ^c   Nair, Indira ^a   Dittmann, Gero ^a   Janssen, Geert ^a   Dhanwada, Nagu ^d   Hu, Zhigang ^a   Bose, Pradip ^a   Darringer, John ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

^d IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP-LEVEL; CRITICAL DESIGN; DESIGN AUTOMATION CONFERENCE; INTEGRATED POWER MANAGEMENT; MULTI CORES; MULTIPLE APPLICATIONS; OPERATING SYSTEMS; PM ALGORITHMS; POWER ANALYSIS; POWER BUDGETING; POWER DISSIPATIONS; POWER MANAGEMENT; POWER MODES; SIMULATION MODELLING; SOUTH PACIFIC; SYSTEM DESIGNS; SYSTEM PERFORMANCES;

COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; ELECTRIC POWER MEASUREMENT; ENERGY MANAGEMENT; INDUSTRIAL ENGINEERING; LINEAR PROGRAMMING; LINEARIZATION; NONLINEAR PROGRAMMING; OCCUPATIONAL RISKS; PERMANENT MAGNETS; POWDER METALLURGY;

MICROPROCESSOR CHIPS;

EID: 49549114001     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2008.4484043     Document Type: Conference Paper

References (22)

1. L.A. Barroso, "The price of performance". ACM Queue, vol. 3, no. 7, pp. 48-53, September 2005.
2. G.A. Paleologo, L. Benini, A. Bogliolo, and G. De Micheli, "Policy optimization for dynamic power management". In Proceedings of the Design Automation Conference (DAC'98), IEEE/ACM, pp. 182-187, San Francisco, June 15-19, 1998.
3. E. Grochowski, R. Ronen, J. Shen, and H. Wang, "Best of both latency and throughput". In Proceedings of IEEE International Conference on Computer Design (ICCD 2004), pp. 236-243, San Jose, October 11-13, 2004.
4. S. Heo, K. Barr and K. Asanovic, "Reducing power density through activity migration". In Proceedings of International Symposium on Low Power Electronics and Design (ISLPED), pp. 217-222, Seoul, August 25-27, 2003.
5. th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XI), pp. 260-270, Boston, October 7-13, 2004.
6. rd Workshop on Temperature-Aware Computer Systems (TACS'06), Boston, June 18, 2006.
7. K. Nowka, G. Carpenter, E. MacDonald, H.C. Ngo, B. Brock, K. Ishii, T. Nguyen, and J. Burns, "A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling". IEEE Journal of Solid-State Circuits, vol. 37, no. 11, pp. 1600-1608, November 2002.
8. G. Magklis, G. Semeraro, D.H. Albonesi, S.G. Dropsho, S. Dwarkadas, and M.L. Scott, "Dynamic frequency and voltage scaling for a multiple-clock-domain microprocessor". IEEE Micro, vol. 23, no. 6, pp. 62-68, Nov/Dec 2003.
9. R. McGowen, C. Poirier, C. Bostak, J. Ignowski, M. Millican, W. Parks, and S. Naffziger, "Power and temperature control on a 90-nm Itanium family processor". IEEE Journal of Solid-State Circuits, vol. 41, no. 1, pp. 229-237, January 2006.
10. th Annual International Symposium on Microarchitecure (MICRO'06), IEEE, pp. 347-358, Orlando, December 9-13, 2006.
11. th International Symposium on Computer Architecture (ISCA'98), pp. 132-141, Barcelona, June/July 1998.
12. D. Brooks, P. Bose, V. Srinivasan, M.K. Gschwind, P. Emma, and M. Rosenfield, "New methodology for early-stage microarchitecture-level power-performance analysis of microprocessors". IBM Journal of Research & Development, vol. 47, no. 5/6, pp. 653-670, September/November 2003.
13. S.J. Wilton, and N.P. Jouppi, "CACTI: an enhanced cache access and cycle time model". IEEE Journal of Solid-State Circuits, vol. 31, no. 5, pp. 677-688, May 1996.
14. N. Magen, A. Kolodny, U. Weiser, and N. Shamir, "Interconnect-power dissipation in a microprocessor". In Proceedings of the 2004 International Workshop on System-Level Interconnect Prediction (SLIP'04), pp. 7-13, Paris, February 14-15, 2004.
15. T. Austin, E. Larson, D. Ernst, "SimpleScalar: an infrastructure for computer system modeling". IEEE Computer, vol. 35, no. 2, pp. 59-67, February 2002.
16. th annual international symposium on Computer architecture (ISCA 2000), pp. 83-94, Vancouver, June 10-14, 2000.
17. A. Bogliolo, L. Benini, E. Lattanzi, and G. De Micheli, "Specification and analysis of power-managed systems". Proceedings of the IEEE, vol. 92, no. 8, pp. 1308-1346, August 2004.
18. R. Bergamaschi, G. Han, A. Buyuktosunoglu, H. Patel, I. Nair, G. Janssen, G. Dittmann, N. Dhanwada, Z. Hu, P. Bose, J. Darringer, "Performance modeling for early analysis of multi-core systems." In Proceedings of the 5th International Conference on Hardware/Software Code-sign and System Synthesis (CODES+ISSS 2007), pp. 209-214, Salzburg, September 30-October 5, 2007.
19. J. Tendler, J.S. Dodson, J.S. Fields Jr., H. Le, B. Sinharoy, "POWER4 system microarchitecture". IBM Journal of Research & Development, vol. 46, no. 1, pp. 5-26, January 2002.
20. SPEC Standard Performance Evaluation Corporation, www.spec.org.
21. S.R. Kunkel, R.J. Eickemeyer, M.H. Lipasti, T.J. Mullins, B. O'Krafka, H. Rosenberg, S.P. VanderWiel, P.L. Vitale, and L.D. Whitley, "A performance methodology for commercial servers". IBM Journal of Research & Development, Vol.44, No.6, November, 2000.
22. "OPT++: an object-oriented nonlinear optimization library", http://csmr.ca.sandia.gov/opt++/