|
Volumn 51, Issue , 2008, Pages 216-218
|
A 24GHz sub-harmonic receiver front-end with integrated multi-phase L0 generation in 65nm CMOS
a b c b |
Author keywords
[No Author keywords available]
|
Indexed keywords
CMOS INTEGRATED CIRCUITS;
SIGNAL PROCESSING;
BASEBAND AMPLIFIERS;
FRONT END;
HIGH FREQUENCY HF;
POWER SAVINGS;
RECEIVER FRONT-ENDS;
REIRRADIATION;
SUBHARMONICS;
WIRELESS SIGNALS;
HIGH FREQUENCY AMPLIFIERS;
|
EID: 49549106462
PISSN: 01936530
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ISSCC.2008.4523134 Document Type: Conference Paper |
Times cited : (31)
|
References (3)
|