81.5-85.9 GHz injection-locked frequency divider in 65 nm CMOS

Electronics Letters

Volumn 44, Issue 16, 2008, Pages

  Cho, L C ^a   Tsai, K H ^a   Hung, C C ^a   Liu, S I ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL SIGNAL PROCESSING; OPTICAL DESIGN;

CORE AREA; INDUCTIVE PEAKING; INJECTION LOCKED FREQUENCY DIVIDERS; INJECTION-LOCKED FREQUENCY DIVIDER; LOCKING RANGE;

FREQUENCY DIVIDING CIRCUITS;

EID: 49149108262     PISSN: 00135194     EISSN: None     Source Type: Journal    
DOI: 10.1049/el:20081426     Document Type: Article

References (6)

1. Tiebout, M.: ' A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider ', IEEE J. Solid-State Circuits, 2000, 39, p. 1170-1174 10.1109/JSSC.2004.829937 0018-9200
2. Mayr, P., Weyers, C., and Langmann, U.: ' A 90 GHz 65 nm CMOS injection-locked frequency divider ', IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Pprs, San Francisco, CA, USA, February, 2007, p. 198-199
3. Tsai, K.H., Cho, L.C., Wu, J.H., and Liu, S.I.: ' 3.5 mW W-band frequency divider with wide locking range in 90 nm CMOS Technology ', IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Pprs, San Francisco, CA, USA, February, 2008, p. 466-467
4. Cho, L.C., Tsai, K.H., Hung, C.C., and Liu, S.I.: ' 93.5-109.4 GHz CMOS injection-locked frequency divider with 15.3% locking range ', Symp. on VLSI Circuits, June, 2008, p. 86-87
5. Galal, S., and Razavi, B.: ' 40 Gb/s amplifier and ESD protection circuit in 0.18 μm CMOS technology ', IEEE J. Solid-State Circuits, 2004, 39, p. 2389-2396 10.1109/JSSC.2004.835639 0018-9200
6. Wu, C.Y., and Yu, C.Y.: ' Design and analysis of a millimeter-wave direct injection-locked frequency divider with large frequency locking range ', IEEE Trans. Microw. Theory Tech., 2007, 55, p. 1649-1658 10.1109/TMTT.2007.902067 0018-9480