Experiments on reducing standby current for compilable SRAM using hidden clustered source line control

ASICON 2007 - 2007 7th International Conference on ASIC Proceeding

Volumn , Issue , 2007, Pages 1038-1041

  Chang, Meng Fan ^a   Kwai, Ding Ming ^b   Yang, Sue Meng ^a   Chou, Yung Fa ^a,b   Chen, Ping G ^c  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

^b Intellectual Property Library Company   (Taiwan)

^c I SHOU UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CMOS INTEGRATED CIRCUITS; ELECTRIC POWER SUPPLIES TO APPARATUS; OPTICAL DESIGN;

AREA OVERHEAD; CMOS PROCESSING; CONTROL CIRCUITS; DATA RETENTION VOLTAGE; DEPENDENT PROCESS; EMBEDDED SRAM; INTERNATIONAL CONFERENCES; IR DROPS; MULTIPLE SOURCES; NORMAL MODES; PROCESS VARIATIONS; SLEEP MODES; SUPPLY VOLTAGES; TEST CHIPS; VIRTUAL GROUND;

STATIC RANDOM ACCESS STORAGE;

EID: 48349137357     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASIC.2007.4415810     Document Type: Conference Paper

References (11)

1. A. Agarwal, H. Li and K. Roy, IEEE J. Solid-State Circuits, pp. 319-328 (2003).
2. K.-S. Min, K. Kanda, and T. Sakurai, in Proc. IEEE Int. Symp. Low Power Electronics and Design (ISLPED), pp. 66-71 (2003).
3. C.-H. Hua, T.-S. Cheng and W. Huang, in Proc. IEEE Int. Workshop Memory Technology, Design, and Testing (MTDT), pp. 23-26, (2006).
4. C.H. Kim, J.-J. Kim, I.-J. Chang, and K. Roy, IEEE J. Solid-State Circuits, pp. 170-178 (2006).
5. M. Yamaoka, et al., IEEE J. Solid-State Circuits, pp. 186-194 (2005).
6. K. Zhang et al., IEEE J. Solid-State Circuits, pp. 170-178 (2006).
7. M.-F. Chang et al., IEEE Journal of Solid-State Circuits, pp. 496-506 (2006)
8. M.-F. Chang et al., IEEE Transactions on Circuits and Systems II, pp. 443-447 (2006).
9. M.-F. Chang et al., in Proc. IEEE Int'l Symp. Quality Electronic Design, pp. 297-302 (2004).
10. TSMC CL018G SRAM-SP-HS Datasheet, Artisan.
11. D.-M. Kwai, IEEE A-SSCC, pp. 23-26, (2006)