Complexity reduction for SOPC-based H.264/AVC coder via sum of absolute difference

ASICON 2007 - 2007 7th International Conference on ASIC Proceeding

Volumn , Issue , 2007, Pages 1277-1280

  Chen, Ruei Xi ^a   Fan, Jeffrey ^b  

^a ST JOHN'S UNIVERSITY   (Taiwan)

^b The Department of Electrical and Computer Engineering   (United States)

Author keywords

Mode decision; Motion estimation (ME); Rate distortion optimization; SOPC based embedded system; Variable blocks size

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CHLORINE COMPOUNDS; COMPOSITE MICROMECHANICS; COST EFFECTIVENESS; ELECTRIC POWER SUPPLIES TO APPARATUS; EMBEDDED SYSTEMS; IMAGE CODING; INTEGRATED CIRCUITS; MOTION PICTURE EXPERTS GROUP STANDARDS; PROGRAMMING THEORY; RISK PERCEPTION; SIGNAL DISTORTION; VISUAL COMMUNICATION;

BLOCK SIZES; CIRCUIT DESIGNS; CODING ALGORITHMS; COMPLEXITY REDUCTION; ENCODING TECHNIQUES; H.264 VIDEO CODING; H.264/AVC; INTERNATIONAL CONFERENCES; MODE DECISION; MOTION ESTIMATION (ME); MULTIPLE-REFERENCE FRAMES; RATE-DISTORTION (R-D) OPTIMIZATION (RDO); RATE-DISTORTION OPTIMIZATION; SOPC-BASED EMBEDDED SYSTEM; SUM OF ABSOLUTE DIFFERENCE; SWITCH FABRICS; VARIABLE BLOCKS SIZE;

MOTION ESTIMATION;

EID: 48349126054     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASIC.2007.4415869     Document Type: Conference Paper

References (12)

1. Joint Video Team of ITU-T and ISO/IEC JTC 1, "Draft ITU-T recommendation and final draft international standard of joint video specification (ITU-T Rec. H.264 ISO/IEC 14496-10 AVC)," Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, Document JVT-GO50, December 2003.
2. H.-Y. C. Tourapis, A.M. Tourapis, "Fast motion estimation within the H.264 codec," Proc. IEEE Int. Conf. Multimedia and Expo, ICME '03, vol. 3, pp. III-517-20, July 2003
3. He Zhihai, S.K. Mitra, "A unified rate-distortion analysis framework for transform coding," IEEE Trans. Circuits and Systems for Video Technology, Vol.11, Iss. 12, Dec. 2001, pp. 1221-1236.
4. H.F. Ates, Y. Altunbasak, "SAD reuse in hierarchical motion estimation for the H.264 encoder," IEEE Int. Conf. Acoustics, Speech, and Signal Processing, 2005. Proceedings. (ICASSP '05), Vol. 2, Mar. 2005, pp. II/905-ii/908.
5. S. Yalcin, H.F. Ates, I. Hamzaoglu, "A high performance hardware architecture for an SAD reuse based hierarchical motion estimation algorithm for H.264 video coding," IEEE Int. Conf. Field Programmable Logic and Applications, Aug. 2005, pp. 509-514.
6. JVT Reference Software Coordination, appeared in http://iphome.hhi.de/ suehring/tml/
7. M. Melani, L. Fanned, S. Saponara, "Algorithmic/architectural design for H.264/MPEG-4 AVC low-power video codec," PhD Research in Microelectronics and Electronics, Vol. 1, Jul. 2005, pp. 209-212.
8. Gwo Giun Lee, K.A. Vissers, Bin-Da Liu, "On a 3D recursive motion estimation algorithm and architecture for digital video SoC," IEEE Int. Conf. 47th Midwest Symp. Circuits and Systems, MWSCAS '04, Vol. 2, Jul. 2004, pp. II/449-II/451.
9. T.Wiegand, H. Schwarz, A. Joch, F. Kossentini, and G. SUllivan,"Rate-constrained coder control and comparison of video coding standards," IEEE Trans. Circuit Syst. Video Technol., vol. 13, no. 7, pp. 688-703, July 2003.
10. H.264/MPEG-4 AVC, in http://en.wikipedia.org/wiki/H.264
11. C. Gomila, P. Yin, "New features and applications of the H.264 video coding standard," Proc. IEEE Int. Conf. Information Technology: Research and Education, ITRE2003, Aug. 2003, pp. 6-10.
12. Quartus II Handbook Volume 5: Embedded Peripherals, in http://www.altera.com/literature/lit-nio2.jsp