Validation support for distributed real-time embedded systems in VDM++

Proceedings of IEEE International Symposium on High Assurance Systems Engineering

Volumn , Issue , 2007, Pages 331-340

  Fitzgerald, John S ^a   Tjell, Simon ^b   Larsen, Peter Gorm ^b   Verhoef, Marcel ^c  

^a NEWCASTLE UNIVERSITY   (United Kingdom)

^b AARHUS UNIVERSITY   (Denmark)

^c RADBOUD UNIVERSITY NIJMEGEN   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER PROGRAMMING LANGUAGES; DYNAMIC PROGRAMMING; EMBEDDED SYSTEMS; INDUSTRIAL ENGINEERING; INFORMATION THEORY; INTEGRATED CIRCUITS; MODEL CHECKING; OBJECT ORIENTED PROGRAMMING; RADIO NAVIGATION; SYSTEMS ENGINEERING; TECHNICAL PRESENTATIONS; TECHNOLOGY; TIME MEASUREMENT;

ALTERNATIVE DESIGNS; CAR RADIO; CASE STUDIES; DEVELOPMENT CYCLES; DISTRIBUTED INFRASTRUCTURE; DISTRIBUTED REAL-TIME EMBEDDED SYSTEMS; EARLY STAGES; EXECUTION TRACES; FORMAL MODELING; HIGH ASSURANCE SYSTEMS; INTERNATIONAL SYMPOSIUM; OBJECT-ORIENTED MODELING; RAPID FEEDBACK; REAL-TIME APPLICATIONS; REAL-TIME PROPERTIES; SYSTEM ARCHITECTS; SYSTEM LEVELS; TIMING CHARACTERISTICS; TIMING PROPERTIES; TOOL SUPPORTS; VIENNA DEVELOPMENT METHOD;

REAL TIME SYSTEMS;

EID: 48349125017     PISSN: 15302059     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HASE.2007.76     Document Type: Conference Paper

References (21)

1. D. Andrews, editor. Vienna Development Method -Specification Language - Part 1: Base language. International Organization for Standardization, December 1996. International Standard ISO/IEC 13817-1.
2. CSK. VDMTools homepage, http://www.vdmtools.jp/en/, 2007.
3. J. Derrick. Timed CSP and Object-Z. In D. Bert, J. Bowen, S. King, and M. Walden, editors, ZB 2003: Formal Specification and Development in Z and B, Berlin, Germany, June 2003. Springer-Verlag, Lecture Notes in Computer Science volume 2651.
4. J. Fitzgerald and P. Larsen. Triumphs and Challenges for the Industrial Application of Model-Oriented Formal Methods. In T. Margaria, A. Philippou, and B. Steffen, editors, Proc. 2nd Intl. Symp. on Leveraging Applications of Formal Methods, Verification and Validation. IEEE, 2007. To appear. Also Technical Report CS-TR-999, School of Computing Science, Newcastle University.
5. J. Fitzgerald, P. G. Larsen, P. Mukherjee, N. Plat, and M. Verhoef. Validated Designs for Object-oriented Systems. Springer, New York, 2005.
6. C. George and X. Yong. An Operational Semantics for Timed RAISE. Technical Report 149, United Nations University International Institute for Software Technology, November 1998.
7. S. Graf and J. Hooman. Correct Development of Embedded Systems. In Proc. European Workshop on Software Architecture: Languages, Styles, Models, Tools and Applications (EWSA 2004), co-located with ICSE 2004, pages 241-249. Springer Verlag Lecture Notes in Computer Science Volume 3047, 2004.
8. J. Hörl and B. K. Aichernig. Validating Voice Communication Requirements Using Lightweight Formal Methods. IEEE Software, 13-3:21-27, May 2000.
9. F. Jahanian and A. K.-L. Mok. Safety Analysis of Timing Properties in Real-Time Systems. IEEE Transactions on Software Engineering, SE-12(9):890-904, September 1986.
10. T. Kurita, T. Oota, and Y. Nakatsugawa. Formal Specification of an Embedded IC for Cellular Phones. In Proc. Software Symposium 2005, pages 73-80. Software Engineers Associates of Japan, June 2005. (in Japanese).
11. S. Liu and H. Wang. An automated approach to specification animation for validation. Journal of Systems and Softwure, 80:1271-1285, 2007.
12. Martijn Hendriks and Marcel Verhoef. Timed Automata Based Analysis of Embedded System Architectures. In Prot: 14th Intl. Workshop on Parallel and Distributed Real-Time Systems. IEEE, 2006. In Procs. IPDPS 2006, DOI 10.1109/IPDPS.2006.1639422.
13. I. Ober, S. Graf, and I. Ober. Validating Timed UML Models by Simulation and Verification. Software Tools for Technology Transfer, 8(2): 128-145, 2006.
14. Overture Group. The VDM Portal. http://www.vdmportal.org, 2007.
15. M. Rached, J.-P. Bodeveix, M. Filali, and O. Nasr. A Timed B method for Modelling Real Time Reactive Systems. In 2nd South-East European Workshop on Formal Methods (SEEFM 05), Ohrid, 18-19 Nov 2005, pages 181-195. South-East European Research Centre (SEERC), 2006.
16. Shih-hsi Liu. Validation of Distributed Real-Time and Embedded System Composition in UniFrame. In ACM-SE 42: Proceedings of the 42nd annual Southeast regional conference, pages 303-304. ACM Press, 2004.
17. M. Van den Berg, M. Verhoef, and M. Wigmans. Formal Specification of an Auctioning System Using VDM++ and UML - an Industrial Usage Report. In J. Fitzgerald and P. G. Larsen, editors, VDM in Practice, pages 85-93, September 1999.
18. M. Verhoef. On the use of VDM++ for Specifying Real-Time Systems. In J. S. Fitzgerald, P. G. Larsen, and N. Plat, editors, Towards Next Generation Tools for VDM, pages 26-43, School of Computing Science, Newcastle University, Technical Report CS-TR-969, June 2006.
19. M. Verhoef and P. G. Larsen. Interpreting Distributed System Architectures Using VDM++ - A Case Study. In B. Sauser and G. Muller, editors, 5th Annual Conference on Systems Engineering Research, March 2007.
20. M. Verhoef, P. G. Larsen, and J. Hooman. Modeling and Validating Distributed Embedded Real-Time Systems with VDM++. In J. Misra, T. Nipkow, and E. Sekerinski, editors, FM 2006: Formal Methods, pages 147-162. Lecture Notes in Computer Science 4085, 2006.
21. E. Wandeler, L. Thiele, M. Verhoef, and P. Lieverse. System Architecture Evaluation Using Modular Performance Analysis - A Case Study. International Journal on Software Tools for Technology Transfer, 8(6):649-667, 2006.