A monolithic CMOS 5V/1V switched capacitor DC-DC step-down converter

PESC Record - IEEE Annual Power Electronics Specialists Conference

Volumn , Issue , 2007, Pages 2510-2514

  Viraj, A K P ^a   Amaratunga, G A J ^a  

^a UNIVERSITY OF CAMBRIDGE   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CAPACITANCE; CAPACITORS; CONTROL SYSTEM STABILITY; DC-DC CONVERTERS; ELECTRIC CURRENTS; ELECTRIC EQUIPMENT; ELECTRIC NETWORK ANALYSIS; ENERGY STORAGE; MONOLITHIC INTEGRATED CIRCUITS; NETWORKS (CIRCUITS); OPERATIONAL AMPLIFIERS; OPTICAL DESIGN; POWER CONVERTERS; POWER ELECTRONICS; SOIL STRUCTURE INTERACTIONS;

ANALYTICAL SOLUTIONS; CMOS TECHNOLOGIES; CONTROL CIRCUITS; DESIGN ISSUES; DOWN CONVERTERS; FOLDED-CASCODE; FREQUENCY OPERATION; HIGH SPEEDS; INTEGRAL PART; LOW-SIDE DRIVERS; MONOLITHIC INTEGRATIONS; ON CHIPS; POWER CONVERSIONS; SIMULATION RESULTS; SWITCHED CAPACITOR DC-DC; SWITCHED-CAPACITOR TOPOLOGY; TEST STRUCTURES; THEORETICAL ANALYSIS;

DIELECTRIC DEVICES;

EID: 48349089721     PISSN: 02759306     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PESC.2007.4342408     Document Type: Conference Paper

References (11)

1. Intel, 2200 Mission College Blvd. Santa Clare, CA 95052 USA. Voltage Regulator Module (VRM) 10.2L Design Guidelines, 306761-001 edition, March 2005.
2. William H Joyner Jr Alan Allan, Don Edenfeld, 2001 Technology Roudmap for Semiconductors, ITRS, January 2002.
3. Nick X. Sun Xin Zhang, Alex Q. Huang. "Microprocessor power management integration by vrb-cpu approach," IEEE 34th Annual Power Electronics Specialist Conference PESC03, vol. 2, pp. 875-880, June 2003.
4. Xin Zhang Alex Q. Huang Fred C. Lee Nick X. Sun, Xiaoming Duan. "Design of a 4mhz, 5v to Iv monolithic voltage regulator chip," International Symposium on Power Semiconductor Devices, pp. 217-220, 2002.
5. Andrabadu K P Viraj G A J Amaratunga, "Detailed study of a 5v/1v. four stage switched capacitor converter suitable for integration," IEEE 35th Annual Power Electronics Specialist Conference PESC'04. June 2004.
6. Andrabadu K P Viraj and G A J Amaratunga, "Analysis of switched capacitor dc-dc step down converter," IEEE International Symposium on Circuits and Systems, May 2004.
7. Yonghan Kang Wonseok Lim, Byungcho Choi, "Control design and closed-loop analysis of a switched capacitor dc-to-dc converter," IEEE 32nd Annual Power Electronics Specialist Conference PESC'01, vol. 3, pp. 1295-1300, 2001.
8. KDT Ngo and R Webster, "Steady state analysis and design of a switched-capacitor dc-dc converter," IEEE Transactions on Aerospace and Electronic Systems, vol. 30, no. 1, pp. 422-426, 1994.
9. W S Harris and KDT Ngo, "Power switched-capacitor dc-dc converter: Analysis and design," IEEE Transactions on Aerospace and Electronic Systems, vol. 33, no. 2, pp. 386-395, 1997.
10. Phillip E. Allen and Douglas R. Holberg, CMOS Analog Circuit Design, CMOS Analog Circuit Design, 2002.
11. AMS, "Ams 0.35 um cmos c35 process parameters," Eng-182 Rev.2.0 Eng-182, Austriamicrosystems AG. A 8141 Schloss Premstatten, Austria, March 2003.