RAMP Blue: A message-passing manycore system in FPGAs

Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2007, Pages 54-61

  Krasnov, Alex ^a   Schultz, Andrew ^a   Wawrzynek, John ^a   Gibeling, Greg ^a   Droz, Pierre Yves ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATIONS; COMPUTER NETWORKS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MESSAGE PASSING; NETWORK MANAGEMENT; PARALLEL PROCESSING SYSTEMS; TOPOLOGY;

CONTROL NETWORKS; GENERIC HARDWARES; HYBRID TOPOLOGIES; LESSONS LEARNED; MANY CORES; PROTOTYPE SYSTEMS; REUSABLE DESIGNS; SOFTWARE INFRASTRUCTURES; TREE TOPOLOGIES; VIRTUAL CHANNELS;

BENCHMARKING;

EID: 48149107527     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2007.4380625     Document Type: Conference Paper

References (13)

1. J. Wawrzynek, D. Patterson, M. Oskin, S. Lu, C. Kozyrakis, J. Hoe, D. Chiou, and K. Asanovic, "RAMP: Research Accelerator for Multiple Processors," IEEE Micro, vol. 27, no. 2, 2007.
2. A. Schultz, "RAMP Blue: Design and Implementation of a Message Passing Multi-processor System on the BEE2," Master's thesis, University of California, Berkeley, 2006.
3. C. Chang, J. Wawrzynek, and R. W. Brodersen, "BEE2: A High-End Reconfigurable Computing System," IEEE Design and Test of Computers, vol. 22, no. 2, 2005.
4. Xilinx, MicroBlaze Processor Reference Guide, http://www.xilinx. com/ise/embedded/mb_ref_guide.pdf.
5. J. Williams, "MicroBlaze uClinux Project Home Page," http://www.itee.uq.edu.au/j̃williams/mblaze-uclinux/.
6. G. Gibeling, A. Schultz, J. Wawrzynek, and K. Asanovic, "The RAMP Architecture, Language and Compiler," University of California, Berkeley, Tech. Rep., 2007. [Online]. Available: http://ramp.eecs.berkeley.edu/
7. R. van der Wijngaart, "NAS Parallel Benchmarks Version 2.4," National Aeronautics and Space Administration, Tech. Rep. NAS-02-007, 2002. [Online]. Available: http://www.nas.nasa.gove/News/Techreports/2002/PDF/NAS-02- 007.pdf
8. W. Carlson et al., Introduction to UPC and Language Specification. Center for Computing Sciences, Institute for Defense Analyses, 1999.
9. K. Gunther, "Prevention of Deadlocks in Packet-Switched Data Transport Systems," Communications, IEEE Transactions on [legacy, pre-1988], vol. 29, no. 4, pp. 512-524, 1981.
10. W. Dally and C. Seitz, "Deadlock-free message routing in multiprocessor interconnection networks," IEEE Transactions on Computers, vol. 36, no. 5, pp. 547-553, 1987.
11. Xilinx, LogiCORE Floating-Point Operator v1.0, http://www.xilinx.com/bvdocs/ipcenter/data_sheet/floating point.pdf.
12. R. A. Jones, "Netperf: A Network Performance Benchmark (Revision 2.0)," Hewlett-Packard Company, Tech. Rep., 1995.
13. D. Bonachea, "GASNet Specification, v1.1," Lawrence Berkeley National Laboratory, Tech. Rep. CSD-02-1207, 2002. [Online]. Available: http://upc.lbl.gov/publications/CSD-02-1207.pdf