Caching in real-time reconfiguration port scheduling

Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2007, Pages 740-744

  Dittmann, Florian ^a   Frank, Stefan ^a  

^a UNIVERSITY OF PADERBORN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

PARALLEL ALGORITHMS; PORTS AND HARBORS; SCHEDULING; STRUCTURAL DESIGN;

COMPREHENSIVE DESIGNS; PARALLEL SLOTS; PARTIALLY RECONFIGURABLE DEVICES; RE-CONFIGURATIONS; REAL-TIME SCHEDULING; RECONFIGURABLE SYSTEMS; RECONFIGURATION OVERHEADS; SCHEDULABILITY;

REAL TIME SYSTEMS;

EID: 48149097030     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2007.4380758     Document Type: Conference Paper

References (14)

1. A. DeHon, "DPGA Utilization and Application," in Proceedings of the ACM FPGA. ACM Press, 1996, pp. 115-121.
2. Z. Li, K. Compton, and S. Hauck, "Configuration Caching Management Techniques for Reconfigurable Computing," in IEEE FCCM, Napa Valley, CA, USA, Apr. 2000, pp. 22-38.
3. Z. Li and S. Hauck, "Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation," in FPGA '02: Proceedings of the ACM/SIGDA FPGA. ACM Press, 2002, pp. 187-195."
4. S. Sudhir, S. Nath, and S. C. Goldstein, "Configuration caching and swapping," in FPL '01: Proceedings of the FPL. London, UK: Springer-Verlag, 2001, pp. 192-202.
5. A. Ahmadinia, C. Bobda, and J. Teich, "A Dynamic Scheduling and Placement Algorithm for Reconfigurable Hardware." in ARCS, Augsburg, Germany, 2004, pp. 125-139.
6. C. Steiger, H. Walder, and M. Platzner, "Operating systems for reconfigurable embedded platforms: Online scheduling of real-time tasks," IEEE Trans. Comput., vol. 53, no. 11, pp. 1393-1407, 2004.
7. H. Walder and M. Platzner, "Online Scheduling for Block-partitioned Reconfigurable Devices," in Proceedings of DATE. IEEE Computer Society, March 2003, pp. 290-295.
8. K. Danne and M. Platzner, "Executing hardware tasks on dynamically reconfigurable devices under real-time conditions," in Proceedings of the FPL 2006, Madrid, Spain, 2006.
9. M. Ullmann, M. Hubner, B. Grimm, and J. Becker, "On-Demand FPGA Run-Time System for Dynamical Reconfiguration with Adaptive Priorities," in Proceedings of the FPL. Antwerp, Belgium: Springer, 30 Aug. - 1 Sept. 2004, pp. 454-463.
10. H. Walder and M. Platzner, "A Runtime Environment for Reconfigurable Hardware Operating Systems," in Proceedings of the FPL. Springer, August 2004, pp. 831-835.
11. C. Bobda, M. Majer, A. Ahmadinia, T. Haller, A. Linarth, J. Teich, and J. van der Veen, "The Erlangen Slot Machine: A Highly Flexible FPGA-Based Reconfigurable Platform," in Proceedings of the IEEE FCCM, 2005, pp. 319-320.
12. F. Dittmann and S. Frank, "Hard real-time reconfiguration port scheduling," in Proceedings of the Design, Automation and Test in Europe, Nice, France, 2007.
13. P. Brucker, C. Dhaenens-Flipo, S. Knust, S. A. Kravchenko, and F. Werner, "Complexity results for parallel machine problems with a single server," Journal of Scheduling, vol. 5, pp. 429-457, 2002.
14. G. C. Buttazzo, Hard Real Time Computing Systems: Predictable Scheduling Algorithms and Applications. Springer, 2004.