Exploiting hardware and software low power techniques for energy efficient co-scheduling in dynamically reconfigurable systems

Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2007, Pages 165-170

  Hsiung, Pao Ann ^a   Liu, Chih Wen ^a  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SOFTWARE; ELECTRIC POWER UTILIZATION; ENERGY EFFICIENCY; HARDWARE; SCHEDULING;

CO-SCHEDULING; COMBINED EFFECTS; DYNAMIC VOLTAGE SCALING; DYNAMICALLY RECONFIGURABLE HARDWARES; DYNAMICALLY RECONFIGURABLE SYSTEMS; ENERGY-EFFICIENT; HARDWARE AND SOFTWARES; HARDWARE CONFIGURATIONS; HARDWARE PARTITIONS; HIGH POWER CONSUMPTIONS; LOW POWERS; POWER CONSUMPTIONS; PREFETCH; RE-CONFIGURATIONS; RECONFIGURABLE SYSTEMS; RUN TIMES; SIMULATION ENVIRONMENTS; SLACK TIMES; SOFTWARE SYSTEMS; SOFTWARE TASKS; SYSTEMC;

COMPUTER SOFTWARE REUSABILITY;

EID: 48149083300     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2007.4380642     Document Type: Conference Paper

References (13)

1. L. Shang and N. K. Jha, "Hardware-software co-synthesis of low power real-time distributed embedded systems with dynamically reconfigurable FPGAs," in Proc. of the International Conference on VLSI Design. IEEE Computer Society Press, January 2002, pp. 345-352.
2. F. Zhang and S. T. Chanson, "Blocking-aware processor voltage scheduling for real-time tasks," ACM Transactions on Embedded Computing Systems, vol. 3, no. 2, pp. 307-335, May 2004.
3. J. H. Pan, T. M. Weng, and F. Wong, "Configuration bitstream compression for dynamically reconfigurable FPGAs," in International Conference on Computer Aided Design (ICCAD). IEEE Computer Society Press, November 2004, pp. 766-773.
4. Z. Li, K. Compton, and S. Hauck, "Configuration caching management techniques for reconfigurable computing," in Proc. of the IEEE Symposium on FPGAs for Custom Computing Machines. IEEE Computer Society Press, April 2000, pp. 87-96.
5. J. Resano, D. Mozos, and F. Catthoor, "A hybrid prefetch scheduling heuristic to minimize at run-time the reconfiguration overhead of dynamically reconfigurable hardware," in Proc. of the Conference on Design, Automation and Test in Europe, vol. 1. IEEE Computer Society Press, March 2005, pp. 106-111.
6. B. Mei, P. Schaumont, and S. Vernalde, "A hardware-software partitioning and scheduling algorithm for dynamically reconfigurable embedded systems," in Proc. of the 11th ProRISC Workshop on Circuits, Systems and Signal Processing Veldhoven, November 2000.
7. M. Sanchez-Elez, M. Fernandez, M. Anido, H. Du, N. Bagherzadeh, and R. Hermida, "Low-energy data management for different on-chip memory levels in multi-context reconfigurable architectures," in Proc. of the Conference on Design, Automation and Test in Europe (DATE). IEEE Computer Society Press, March 2003, pp. 36-41.
8. B. Jeong, S. Yoo, S. Lee, and K. Choi, "Hardware-software cosynthesis for run-time incrementally reconfigurable FPGAs," in Proc. of the Asia South Pacific Design Automation Conference. ACM Press, Jan 2000, pp. 169-174.
9. J. Resano, D. Mozos, D. Verkest, S. Vernalde, and F. Catthoor, "Run-time minimization of reconfiguration overhead in dynamically reconfigurable systems," in Proc. of the 13th International Conference Field-Programmable Logic and Applications (FPL), ser. LNCS, vol. 2778. Springer Verlag, September 2003, pp. 585-594.
10. J. Resano, D. Mozos, D. Verkest, F. Catthoor, and S. Vernalde, "Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware," in Proc. of the 41st Annual Design Automation Conference. ACM Press, June 2004, pp. 119-124.
11. J. Noguera and R. M. Badia, "System-level power-performance trade-offs in task scheduling for dynamically reconfigurable architectures," in Proc. of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems. ACM Press, October 2003, pp. 73-83.
12. P.-A. Hsiung, C.-H. Huang, and C.-F. Liao, "Perfecto: A SystemC-based performance evaluation framework for dynamically partially reconfigurable systems," in Proc. of the 16th International Conference on Field Programmable Logic and Applications (FPL'2006). IEEE Computer Society Press, August 2006, pp. 190-198.
13. R. P. Dick, D. L. Rhodes, and W. Wolf, "TGFF: task graphs for free," in Proc. of the 6th International Workshop on Hardware/Software Codesign. IEEE Computer Society Press, March 1998, pp. 97-101.