Topological and modulation design of a buck-boost three-level dual inverter

IECON Proceedings (Industrial Electronics Conference)

Volumn , Issue , 2006, Pages 2408-2413

  Gao, F ^a   Loh, P C ^a   Vilathgamuwa, D M ^a   Blaabjerg, F ^b   Goh, C K ^a   Zhang, J Q ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

^b AALBORG UNIVERSITY   (Denmark)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRONIC EQUIPMENT; ELECTRONICS INDUSTRY; INDUSTRIAL ELECTRONICS; LEAKAGE CURRENTS; SWITCHING CIRCUITS; TOPOLOGY;

ANNUAL CONFERENCE; BUCK-BOOST; BUCK-BOOST INVERTERS; CAPACITIVE ELEMENTS; COMMON MODE VOLTAGE; DUAL INVERTER; INVERTER TOPOLOGIES; MODULATION SCHEMES; OUTPUT WAVE FORM; PHASE VOLTAGES; SWITCHING CYCLES; THREE-LEVEL;

MODULATION;

EID: 47849096615     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IECON.2006.347945     Document Type: Conference Paper

References (8)

1. M. R. Baiju, K. K. Mohapatra, R. S. Kanchan and K. Gopakumar, "A dual two-level inverter scheme with common mode voltage elimination for an induction motor drive", IEEE Trans. Power Electron., vol. 19, pp. 794-805, May. 2004.
2. A. von Jauanne and H. Zhang, "A dual-bridge inverter approach to eliminating common-mode voltages and bearing and leakage currents", IEEE Trans. Power Electron., vol. 14, pp. 43-48, Jan. 1999.
3. J. Kikuchi and T. A. Lipo, "Three-phase PWM boost-buck rectifiers with power-regenerating capability". IEEE Trans. Ind. Applicat., vol. 38, pp. 1361-1369, Sep/Oct. 2002.
4. H. Zhang, A. Von Jouanne, S. Dai, A. K. Wallace and F. Wang, "Multilevel inverter modulation schemes to eliminate common-mode voltages", IEEE Trans. Ind. Applicat., vol. 36. pp. 1645-1653, Nov/Dec. 2000.
5. P. C. Loh, D. G. Holmes, Y. Fukuta and T. A. Lipo, "Reduced commonmode modulation strategies for cascaded multilevel inverters", IEEE Trans. Ind. Applicat.. vol. 39, pp. 1386-1395, Sep/Oct. 2003.
6. V. Oleschuk, F. Blaabjerg, Z. Chen and A. M. Stankovic, "Synchronized PWM scheme for dual inverter-fed drives with zero common-mode voltages", in Proc. IEEE-IECON'05, 2005, pp. 1076-1081.
7. B. P. McGrath, D. G. Holmes and T. A. Lipo, "Optimized space vector switching sequences for multilevel inverters", IEEE Trans. Power Electron., vol. 18, pp. 1293-1301, Nov. 2003.
8. P. C. Loh, D. G. Holmes and T. A. Lipo, "A reduced common mode hysteresis current regulation strategy for multilevel inverters", IEEE Trans. Power Electron., vol. 19, pp. 192-200, Jan. 2004.