On the problem of minimizing workload execution time in SMT processors

Proceedings - 2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2007

Volumn , Issue , 2007, Pages 66-73

  Cazorla, Francisco J ^a   Fernandez, Enrique ^b   Knijnenburg, Peter M W ^c   Ramirez, Alex ^d   Sakellariou, Rizos ^e   Valero, Mateo ^d  

^a BARCELONA SUPERCOMPUTING CENTER   (Spain)

^b UNIVERSITY OF LAS PALMAS DE GRAN CANARIA   (Spain)

^c UNIVERSITY OF AMSTERDAM   (Netherlands)

^d UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^e UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SYSTEMS; EMBEDDED SYSTEMS; MULTITASKING; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS; SPEECH TRANSMISSION; SURFACE MOUNT TECHNOLOGY;

EMBEDDED COMPUTER SYSTEMS; EXECUTION TIME; INTERNATIONAL CONFERENCES; MODELING AND SIMULATION; OPTIMUM PERFORMANCE; OVERALL EXECUTION; PARALLEL APPLICATIONS; PERCENT AGE POINTS; RESEARCH WORKS; SIMULTANEOUS MULTITHREADING PROCESSORS; SMT PROCESSORS; WORKLOAD EXECUTIONS;

COMPUTER ARCHITECTURE;

EID: 47749155678     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICSAMOS.2007.4285735     Document Type: Conference Paper

References (26)

1. http://opensparc-t1.sunsource.net/.
2. http://www-unix.mcs.anl.gov/mpi/.
3. http://www.cepba.upc.es/paraver/.
4. http://www.openmp.org.
5. D. Bailey, T. Harris, W. Saphir, R. van der Wijngaart, A. Woo, and M. Yarrow. The NAS parallel benchmarks 2.0. In Proc. of the International Journal of Supercomputer Applications, 1995.
6. Max Baron. Two threads for tricore 2. Microprocessor Report, Sep 2003.
7. F. J. Cazorla, E. Fernandez, A. Ramirez, and M. Valero. Improving memory latency aware fetch policies for SMT processors. Proc. of the 5th International Symposium on High Performance Computing, October 2003.
8. F. J. Cazorla, E. Fernandez, A. Ramirez, and M. Valero. DCache Warn: an I-Fetch policy to increase SMT efficiency. Proc. of the International Parallel and Distributed Processing Symposium, April 2004.
9. F.J. Cazorla, E. Fernandez, A. Ramirez, and M. Valero. Dynamically controlled resource allocation in smt processors. Proc. of the 37th Annual ACM/IEEE Intl. Symposium on Microarchitecture, pages 171-182, 2004.
10. F.J. Cazorla, P.M.W. Knijnenburg, E. Fernandez, R. Sakellariou, A. Ramirez, and M. Valero. Predictable performance in SMT processors. ACM International Conference on Computing Frontiers, 2004.
11. F.J. Cazorla, P.M.W. Knijnenburg, E. Fernandez, R. Sakellariou, A. Ramirez, and M. Valero. Architectural support for real-time task scheduling in smt processors. In proceedings of the International CASES-2005, pages 166-176, September 2005.
12. F.J. Cazorla, P.M.W. Knijnenburg, E. Fernandez, R. Sakellariou, A. Ramirez, and M. Valero. Predictable performance in SMT processors: Synergy between the OS and SMTs. In IEEE Transaction on Computers, 2006.
13. R. Jain, C.J. Hughes, and S.V. Adve. Soft real-time scheduling on simultaneous multithreaded processors. Proc. of the 23th International Symposium on Real-Time Systems Symposium, pages 134-145, Dec 2002.
14. R. Kalla, B. Sinharoy, and J. Tendler. SMT implementation in POWER 5. Hot Chips, 15, Aug 2003.
15. P.M.W. Knijnenburg, A. Ramirez, J. Larriba, and M. Valero. Branch classification for SMT fetch gating. Proc. of the 6th Workshop on Multithreaded Execution, Architecture, and Compilation, pages 49-56, 2002.
16. Markus Levy. Multithreaded technologies disclosed at MPF. Microprocessor Report, Nov 2003.
17. K. Luo, J. Gummaraju, and M. Franklin. Balancing throughput and fairness in SMT processors. Proc. of the ISPASS, November 2001.
18. D. T. Marr, F. Binns, D.L. Hill, G. Hinton, D.A. Koufaty, J. A. Miller, and M. Upton. Hyper-threading technology architecture and microarchitecture. Intel Technology Journal, 6(1), Feb 2002.
19. K. Olukotun, B. A. Nayfeh, L. Hammond, K. Wilson, and K. Chang. The case for a single-chip multiprocessor. Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, 1996.
20. M. J. Serrano, R. Wood, and M. Nemirovsky. A study on multistreamed superscalar processors. Technical Report 93-05, University of California Santa Barbara, 1993.
21. A. Snavely, D.M. Tullsen, and G. Voelker. Symbiotic job scheduling with priorities for a simultaneous multithreaded processor. ACM SIGMETRICS, June 2002.
22. D. Tullsen and J. Brown. Handling long-latency loads in a simultaneous multithreaded processor. Proc. of the 34th MICRO, December 2001.
23. D. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo, and R. Stamm. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. Proc. of the 23th Annual Intl. Symposium on Computer Architecture, pages 191-202, April 1996.
24. D.M. Tullsen, S. Eggers, and H. M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. Proc. of the 22th Annual ISCA, 1995.
25. D. W. Wall. Limits of instruction-level parallelism. Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, 1991.
26. W. Yamamoto and M. Nemirovsky. Increasing superscalar performance through multistreaming. Proc. of the 1st Intl. Conf. on High Performance Computer Architecture, pages 49-58, June 1995.