Recursive statistical blockade: An enhanced technique for rare event simulation with application to SRAM circuit design

Proceedings of the IEEE International Frequency Control Symposium and Exposition

Volumn , Issue , 2008, Pages 131-136

  Singhee, Amith ^a   Wang, Jiajing ^b   Calhoun, Benton H ^b   Rutenbar, Rob A ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b UNIVERSITY OF VIRGINIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUIT MANUFACTURE; LOGIC DESIGN; MONTE CARLO METHODS; NETWORKS (CIRCUITS); STATIC RANDOM ACCESS STORAGE; STATISTICS; SYSTEMS ENGINEERING;

CIRCUIT DESIGNS; CIRCUIT RELIABILITY; INTERNATIONAL CONFERENCES; MONTE CARLO TECHNIQUES; PRACTICAL PROBLEMS; RARE EVENT SIMULATIONS; SRAM DESIGN; STATISTICAL PROCESSING; SYSTEM FAILURES; TAIL DISTRIBUTIONS; VLSI DESIGNS;

STATISTICAL METHODS;

EID: 47649084200     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSI.2008.54     Document Type: Conference Paper

References (15)

1. A. Singhee, R.A. Rutenbar, "Statistical Blokade: A Novel Method for Very Fast Monte Carlo Simulation of Rare Circuit Events, and its Application", Proc. DATE, 2007.
2. G.S. Fishman, "A First Course in Monte Carlo", Duxbury Press, Oot. 2005.
3. A.J. Bhavnagarwala, X. Tang, J.D. Meindl, "The Impaot of Intrinsio Device Fluctuations on CMOS SRAM Cell Stability", J.Solid State Circuits, 26(4), pp 658-665, Apr. 2001.
4. S. Mukhopadhyay, H. Mahmoodi, K. Roy, "Statistical Design and Optimization of SRAM Cell for Yield Enhancement", Proc. ICCAD, 2004.
5. B.H. Calhoun, A. Chandrakasan, "Analyzing Statio Noise Margin for Sub-threshold SRAM in 65nm CMOS", Proc. ESSCIRC, 2005.
6. H. Mahmoodi, S. Mukhopadhyay, K. Roy, "Estimation of Delay Variations due to Random-Dopant Fluctuations in Nanosoale CMOS Circuits", J. SolidState Circuits, 40(3), pp 1787-1796, Sep. 2005.
7. D.E. Hocevar, M.R. Lightner, T.N. Trick, "A Study of Variance Reduction Techniques for Estimating Circuit Yields', IEEE Trans. CAD, 2(3), July, 1983.
8. R. Kanj, R. Joshi, S. Nassif, "Mixture Importance Sampling and its Application to the Analysis of SRAM Designs in the Presenoe of Rare Failure Events", Proc. DAC, 2006.
9. T.C. Hesterberg, "Advances in Importance Sampling", PhD Dissertation, Dept. of Statistics, Stanford University, 1988, 2003.
10. T. Hastie, R. Tibshirani, J. Friedman, "The Elements of Statistical Learning", Springer Verlag, 2003.
11. A.J. MoNeil, "Estimating the Tails of Loss Severity Distributions using Extreme Value Theory", ASTIN Bulletin, 27(1), pp 117-137, 1997.
12. R. K. Krishnamurthy et al., "High-performance and low-power challenges for sub-70 nm microprocessor circuits," Proc. CICC, 2002.
13. A. Singhee, R. A. Rutenbar, "Beyond Low-Order Statistical Response Surfaces: Latent Variable Regression for Efficient, Highly Nonlinear Fitting", Proc. DAC, 2007.
14. T. Joachims, Making large-Scale SVM Learning Practical. Advances in Kernel Methods - Support Vector Learning, B. Sohölkopf and C. Burges and A. Smola (ed.), MIT-Press, 1999.
15. J. Wang, A. Singhee, R.A. Rutenbar, B.H. Calhoun, "Statistical Modeling for the Minimum Standby Supply Voltage of a Full SRAM Array", Proc. ESSCIRC, 2007.