A UML-based environment for system design space exploration

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn , Issue , 2006, Pages 1272-1276

  Apvrille, Ludovic ^a   Muhammad, Waseem ^a   Ameur Boulifa, Rabéa ^a   Coudert, Sophie ^a   Pacalet, Renaud ^a  

^a TELECOM PARISTECH   (France)

Author keywords

[No Author keywords available]

Indexed keywords

FAST SIMULATION; FORMAL SPECIFICATIONS; FORMAL VERIFICATIONS; INTERNATIONAL CONFERENCES; SOC MODELING; SYSTEM DESIGN SPACE EXPLORATION; SYSTEM ON CHIP (SOCS); SYSTEMC; TIME-TO-MARKET (TTM); TRANSFORMATION RULES; UML (UNIFIED MODELING LANGUAGE)MODEL; UML PROFILES;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER SIMULATION LANGUAGES; INTEGRATED CIRCUITS; MIXING; PROGRAMMABLE LOGIC CONTROLLERS; SPACE RESEARCH; TELECOMMUNICATION SYSTEMS;

UNIFIED MODELING LANGUAGE;

EID: 47349122916     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2006.379694     Document Type: Conference Paper

References (15)

1. "SystemC," in http://www.systemc.org.
2. ISO-LOTOS, "A Formal Description Technique Based on the Temporal Ordering of Observational Behaviour," in Draft International Standard 8807, International Organization for Standardization - Information Processing Systems - Open Systems Interconnection, Geneva, July 1987.
3. V. T. (INRIA), "CADP Toolkit," in http://www.inrialpes.fr/ vasy/cadp.
4. A. Chatelain, G. Placido, L. R. A, Y. Mathys, and L. Lavagno, "High-level architectural co-simulation using Esterel and C," in Proc. of IEEE/ACM symposium on Hardware/software codesign, April 2001.
5. M. Silbermintz, A. Sahar, L. Peled, M. Anschel, E. Watralov, H. Miller, and E. Weisberger, "SOC Modeling Methodology for Architectural Exploration and Software Development," in Proc. of the IEEE International Conference on Electronics,Circuits and Systems, Dec 2004.
6. P. Lieverse, P. der Wolf, E. Deprettere, and K. Vissers, Eds., A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems, Oct 1999, siPS'99.
7. J. Coffland and A. Pimentel, "A Software Framework for Efficient System-level Performance Evaluation of Embedded Systems," in Proc. of the ACM Symposium on Applied Computing, March 2003.
8. A. Pimentel and C. Erbas, "An IDF-based Trace Transformation Method for Communication Refinement," in Proc. of the ACM/IEEE Design Automation Conference, June 2003.
9. G. Vanmeerbeeck, P. Schaumont, S. Vernalde, M. Engels, and I. Bolsens, "Hardware/Software Partitioning of Embedded System in OCAPI-x1," in Proc. of the ACM Hardware Software Codesign Conference, 2001.
10. A. Chureau, Y. Savaria, and E. M. Aboulhamid, "The role of modellevel transactors and UML in functional prototyping of systems-on-chip: a software-radio application," in Proc. of the Design, Automation and Test in Europe (DATE), June 2005, pp. 698-703.
11. P. Kukkala, M. Hannikainen, and T. T.D.A. Hamalainen, "Performance Modeling and Reporting for the UML 2.0 Design of Embedded Systems," in Proc. of the 2005 International Symposium on System-onChip), Nov 2005, pp. 50-53.
12. T. Schattkowsky, W. Mueller, and A. Rettberg, "A model-based approach for executable specifications on reconfigurable hardware," in Proc. of the Design, Automation and Test in Europe (DATE), Nov 2005, pp. 692-697.
13. OMG, "UML 2.0 Superstructure Specification," in http://www.omg.org/docs/ptc/03-08-02.pdf Geneva, 2003.
14. L. Apvrille, J.-P. Courtiat, C. Lohr, and P. de Saqui-Sannes, "TURTLE: A Real-Time UML Profile Supported by a Formal Validation Toolkit," in IEEE transactions on Software Engineering, vol. 30, no. 7, Jul 2004, pp. 473-487.
15. LabSoc, "The TURTLE Toolkit," in http://labsoc.comelec.enst. fr/turtle/ttool.html.