Switched polarity charge pump for NOR-type flash memories

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn , Issue , 2006, Pages 1200-1203

  Mohammad, Mohammad Gh ^a   Fahmi, Jalal ^a   Al Terkawi, Omar ^a  

^a KUWAIT UNIVERSITY   (Kuwait)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC CHARGE; FLASH MEMORY; POWDERS; PUMPS;

CHARGE PUMP (CP); CHARGING CHARACTERISTICS; CIRCUIT ELEMENTS; COMPACT DESIGNS; EMBEDDED FLASH; INTERNATIONAL CONFERENCES; NANO TECHNOLOGIES; NEGATIVE VOLTAGES; RISE TIME; SIMULATION STUDIES; VOLTAGE LEVELS;

NETWORKS (CIRCUITS);

EID: 47349119879     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2006.379676     Document Type: Conference Paper

References (8)

1. J. F. Dickson, "On-Chip High-Voltage Generation in NMOS Integrated Circuits Using Improved Voltage Multiplier Technique," IEEE J. Solid-State Circuits, vol. 11, pp. 374-378, June 1976.
2. T. Tanazawa and T. Tanaka, "A Dynamic Analysis of the Dickson Charge Pump Circuit," IEEE J. Solid-State Circuits, vol. 32, no. 8, pp. 1231-1240, August 1997.
3. C.-C. Wang, Y.-L. Tseng, T.-H. Chen, and R. Hu, "Dual-Polarity High Voltage Generator Design For Non-Volatile Memories," Proc. 10th IEEE International Conf. on Electronics, Circuits and Systems, vol. 1, pp. 248-251, December 2003.
4. C. Calligaro, R. Gastaldi, P. Malcovati, and G. Torelli, "Positive and Negative CMOS Voltage Multiplier for 5-V-Only Flash Memories," Proc. 38th Midwest Symp. on Circuits and Systems, vol. 1, pp. 294-297, August 1995.
5. D. Hong and M. El-Gamal, "Low Operating Voltage and Short Settling Time CMOS Charge Pump for MEME Application," Proc. 2003 International Symp. on Circuits and Systems, vol. 5, pp. 281-284, May 2003.
6. J. Shin, "A new Charge Pump without Degradation in Threshold Voltage Due to Body Effect," IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1227-1230, August 2000.
7. J. Wu and K. Chang, "MOS Charge Pumps for Low-Voltage Operation," IEEE J. Solid-State Circuits, vol. 33, no. 4, pp. 592-597, April 1998.
8. T. Tanazawa, T. Tanaka, K. Takeuchi, and H. Nakamura, "Circuit Techniques for a 1.8-V-Only NAND Flash Memory," IEEE J. Solid-State Circuits, vol. 37, no. 1, pp. 84-89, January 2002.