메뉴 건너뛰기




Volumn 694 LNCS, Issue , 1993, Pages 610-621

Performance evaluation of WASMII: A data driven computer on a virtual hardware

Author keywords

[No Author keywords available]

Indexed keywords

DATA FLOW ANALYSIS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MEMORY ARCHITECTURE; PARALLEL ARCHITECTURES;

EID: 47349093829     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-56891-3_49     Document Type: Conference Paper
Times cited : (5)

References (7)
  • 2
  • 3
    • 85029627578 scopus 로고
    • SSS (Simple Serial Synchronized)-MIN: A novel multi stage interconnection architecture for multiprocessors
    • Amano, H., Zhou L., Gaye, K.: SSS (Simple Serial Synchronized)-MIN: a novel multi stage interconnection architecture for multiprocessors. Proc. IFIP Congress 20 (1992)
    • (1992) Proc. IFIP Congress , pp. 20
    • Amano, H.1    Zhou, L.2    Gaye, K.3
  • 5
    • 85027148415 scopus 로고
    • A static scheduling system for a parallel machine (SM)2 — II
    • Ling, X.-P., Amano, H.: A static scheduling system for a parallel machine (SM)2 — II. Proc. Conf. PARLE I LNCS 365 (1989) 118–135
    • (1989) Proc. Conf. PARLE I LNCS , vol.365 , pp. 118-135
    • Ling, X.-P.1    Amano, H.2
  • 6
    • 85029665577 scopus 로고
    • An application of preprocessing system LS-M on a parallel computer (SM)2-II—A Leaning Model
    • Ling, X.-P., Amano, H., Anzai, Y.: An application of preprocessing system LS-M on a parallel computer (SM)2-II—A Leaning Model. Proc. JSPP (1990) 401–408
    • (1990) Proc. JSPP , pp. 401-408
    • Ling, X.-P.1    Amano, H.2    Anzai, Y.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.