Evaluation of a new platform for image filter evolution

Proceedings - 2007 NASA/ESA Conference on Adaptive Hardware and Systems, AHS-2007

Volumn , Issue , 2007, Pages 577-584

  Vasicek, Zdenek ^a   Sekanina, Lukas ^a  

^a BRNO UNIVERSITY OF TECHNOLOGY   (Czech Republic)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE SYSTEMS; COMPUTER NETWORKS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); LEARNING ALGORITHMS; NUMBER THEORY; PARALLEL ALGORITHMS; WAVE FILTERS;

FILTER DESIGNS; OPTIMAL MUTATION; PSEUDO-RANDOM NUMBER GENERATORS; SALT-AND-PEPPER NOISE;

EDGE DETECTION;

EID: 47249150383     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AHS.2007.49     Document Type: Conference Paper

References (16)

1. J. Dumoulin, J. Foster, J. Frenzel, and S. McGrew. Special Purpose Image Convolution with Evolvable Hardware. In Real-World Applications of Evolutionary Computing, volume 1803 of LNCS, pages 1-11. Springer Verlag, 2000.
2. K. Glette and J. Torresen. A flexible on-chip evolution system implemented on a xilinx virtex-ii pro device. In Evolvable Systems: From Biology to Hardware, volume 3637 of LNCS, pages 66-75. Springer, 2005.
3. D. Gwaltney and K. Dutton. A VHDL Core for Intrinsic Evolution of Discrete Time Filters with Signal Feedback. In Proc. of the 2005 NASA/DoD Conf. on Evolvable Hardware, pages 43-50, Washington D.C., USA, 2005. IEEE CS.
4. P. N. Kumar, S. Suresh, and J. R. P. Perinbam. Digital image filter design using evolvable hardware. In Proc. of the Fourth Annual ACIS Int. Conf. on Computer and Information Science ICIS05, pages 483-488. IEEE CS, 2005.
5. Liberouter project, 2005. URL: http://www.liberouter.org.
6. T. Martinek and L. Sekanina. An evolvable image filter: Experimental evaluation of a complete hardware implementation in fpga. In Evolvable Systems: From Biology to Hardware, volume 3637 of LNCS, pages 76-85. Springer, 2005.
7. M. Matsumoto and T. Nishimura. Mersenne twister: a 623-dimensionally equidistributed uniform pseudo-random number generator. ACM Trans. Model. Comput. Simul., 8(1):3-30, 1998.
8. R. Salomon, H. Widiger, and A. Tockhorn. Rapid Evolution of Time-Efficient Packet Classifiers. In IEEE Congress on Evolutionary Computation, pages 2793-2799, Vancouver, Canada, 2006. IEEE CIS.
9. L. Sekanina. Image Filter Design with Evolvable Hardware. In Applications of Evolutionary Computing - Proc. of the 4th Workshop on Evolutionary Computation in Image Analysis and Signal Processing EvoIASP'02, volume 2279 of LNCS, pages 255-266. Springer, 2002.
10. L. Sekanina. Evolvable components: From Theory to Hardware Implementations. Springer Verlag, 2004.
11. A. Thompson, P. Layzell, and S. Zebulum. Explorations in Design Space: Unconventional Electronics Design Through Artificial Evolution. IEEE Transactions on Evolutionary Computation, 3(3):167-196, 1999.
12. G. Tufte and P. Haddow. Evolving an adaptive digital filter. In The Second NASA/DoD workshop on Evolvable Hardware, pages 143-150. IEEE Computer Society, 2000.
13. A. Upegui and E. Sanchez. Evolving hardware with self-reconfigurable connectivity in Xilinx FPGAs. In The 1st NASA/ESA Conference on Adaptive Hardware and Systems(AHS-2006), pages 153-160, Los Alamitos, CA, USA, 2006. IEEE Computer Society.
14. Z. Vasicek and L. Sekanina. An evolvable hardware system in Xilinx Virtex II Pro FPGA. Int. J. Innovative Computing and Applications, 1(1):63-73, 2007.
15. Xilinx Virtex-II Pro Platform FPGAs, 2005.
16. Y. Zhang, S. Smith, and A. Tyrrell. Digital Circuit Design using Intrinsic Evolvable Hardware. In Proc. of the 2004 NASA/DoD Conf. on Evolvable Hardware, pages 55-62. IEEE Computer Society, 2004.