A domain-specific dynamically reconfigurable hardware platform for wireless sensor networks

ICFPT 2007 - International Conference on Field Programmable Technology

Volumn , Issue , 2007, Pages 313-316

  Hinkelmann, Heiko ^a   Zipf, Peter ^a   Glesner, Manfred ^a  

^a DARMSTADT UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CONSERVATION; DATA PROCESSING; DYNAMIC MODELS; EFFICIENCY; ENERGY EFFICIENCY; ENERGY POLICY; HYBRID SENSORS; REDUCED INSTRUCTION SET COMPUTING; SENSOR NETWORKS; SENSORS; STANDARDS; TECHNOLOGY; TELECOMMUNICATION EQUIPMENT; WIRELESS TELECOMMUNICATION SYSTEMS;

APPLICATIONS.; CRITICAL VALUES; DOMAIN-SPECIFIC; DYNAMIC RE-CONFIGURATION; DYNAMICALLY RECONFIGURABLE HARDWARE; ENERGY CONSUMPTION; GENERIC SENSORS; HIGH ENERGY EFFICIENCIES; IMPROVED PERFORMANCE; INTERNATIONAL CONFERENCES; ORDERS-OF-MAGNITUDE; PROCESSOR-BASED PLATFORM; RECONFIGURABLE FUNCTION UNIT; RISC PROCESSOR;

WIRELESS SENSOR NETWORKS;

EID: 47249145964     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2007.4439274     Document Type: Conference Paper

References (18)

1. K. Rörmer and F. Mattern, "The Design Space of Wireless Sensor Networks," IEEE Wireless Communications, vol. 11, pp. 54-61, Dec. 2004.
2. J. Rabaey, M. Ammer, J. da Silva Jr., D. Patel, and S. Roundy, "PicoRadio supports ad hoc ultra-low power wireless networking," Computer Magazine, vol. 33, pp. 42-48, 2000.
3. T. von Sydow, B. Neumann, H. Blume, and T. G. Noll, "Quantitative Analysis of Embedded FPGA-Architectures for Arithmetic," in 17th Int. Conf. on Application-specific Systems, Architectures and Processors, 2006, pp. 125-131.
4. J. Hill and D. Culler, "Mica: a wireless platform for deeply embedded networks," MICRO, IEEE, vol. 22, pp. 12-24, Nov.-Dez. 2002.
5. P. Havinga, "Eyes Project: System Architecture Specification," http://www.eyes.eu.org, Oct. 2002.
6. IEEE Std, "802.15.4 Part 15.4: Wireless medium access control (MAC) and Physical layer (PHY) specifications for low-rate wireless personal are networks (LR-WPANs)," 2003.
7. Zigbee Alliance, "Zigbee specification version 1.0," http://www.zigbee.org, June 2005.
8. D. Dietterle, J.-P. Ebert, G. Wagenknecht, and R. Kraemer, "A Wireless Communication Platform for Long-Term Health Monitoring," in 4th IEEE Conference on Pervasive Computing and Communications Workshops, 2006.
9. J. Portilla, A. de Castro, E. de la Torre, and T. Riesgo, "A Modular Architecture for Nodes in Wireless Sensor Networks," Journal of Universal Computer Science, vol. 12, pp. 328-339, Mar. 2006.
10. B. Mei, S. Vemalde, D. Verkest, H. De Man, and R. Lauwereins, "ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix," in 13th Int. Conf. on Field Programmable Logic and Applications (FPL), 2003.
11. J. E. Carillo and P. Chow, "The Effect of Reconfigurable Units in Superscalar Processors," in 9th Int. Symp. on Field Programmable Gate Arrays (FPGA), 2001, pp. 141-150.
12. T. Pionteck, T. Stiefmeier, T. Staake, and M. Glesner, "A Dynamically Reconfigurable Function-Unit for Error Detection and Correction in Mobile Terminals," in 14th Int. Conf. on Field Programmable Logic and Application (FPL), 2004.
13. J. Gaisler, "LEON2 Processor User's Manual, Version 1.0.21 XST Edition," Gaisler Research. http://www.gaisler.com, Nov. 2003.
14. J. Daemen and V. Rijmen, The Design of Rijndael: AES - the Advanced Encryption Standard. Springer Verlag, 2002.
15. P. Sweeney, Error control coding: from theory to practice. John Wiley & Sons Ltd, 2002.
16. H. Hinkelmann, P. Zipf, and M. Glesner, "A Concept for a Profile-based Dynamic Reconfiguration Mechanism," in Reconfigurable Communication-centric SoCs, 2006.
17. S. Trimberger, D. Carberry, A. Johnson, and J. Wong, "A time-multiplexed FPGA," in IEEE Symposium on FPGAs for Custom Computing Machines, 1997.
18. T. Burd and R. Brodersen, "Processor Design for Portable Systems," Journal of VLSI Signal Processing, vol. 13, pp. 203-221, Aug. 1996.