SCOPUS 정보 검색 플랫폼 - 논문 보기

메뉴 건너뛰기

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 51, Issue 1, 2004, Pages 191-195

A gradient-error and edge-effect tolerant switching scheme for a high-accuracy DAC

(5) Deveugele, Jurgen a Van der Plas, Geert a Steyaert, Michiel a Gielen, Georges a Sansen, Willy a

a UNIVERSITY OF LEUVEN (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DECODING; MOSFET DEVICES; SEQUENTIAL SWITCHING; SYSTEMATIC ERRORS;

DUMMIES; EDGE EFFECT; GRADIENT ERRORS; SWITCHING SEQUENCE;

DIGITAL TO ANALOG CONVERSION;

EID: 4644231894 PISSN: 10577122 EISSN: None Source Type: Journal
DOI: 10.1109/TCSI.2003.821307 Document Type: Article

Times cited : (48)

References (9)

1
- 0024754187
- Matching properties of MOS transistors
- Oct
- M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1439, Oct. 1989.
- (1989) IEEE J. Solid-State Circuits , vol.24 , pp. 1433-1439
- Pelgrom, M.J.M.¹ Duinmaijer, A.C.J.² Welbers, A.P.G.³

2
- 0022891057
- Characterization and modeling of mismatch in MOS transistors for precision analog design
- Dec
- K. R. Lakshmikumar, R. A. Hadaway, and M. A. Copeland, "Characterization and modeling of mismatch in MOS transistors for precision analog design," IEEE J. Solid-State Circuits, vol. SC-21, pp. 1057-1065, Dec. 1986.
- (1986) IEEE J. Solid-State Circuits , vol.SC-21 , pp. 1057-1065
- Lakshmikumar, K.R.¹ Hadaway, R.A.² Copeland, M.A.³

3
- 0022862503
- An 80-Mhz 8-bit CMOS D/A converter
- Dec
- T. Miki, Y. Nakamura, S. Asai, and Y. Akasaka, "An 80-Mhz 8-bit CMOS D/A converter," IEEE J. Solid-State Circuits, vol. SC-21, pp. 983-988, Dec. 1986.
- (1986) IEEE J. Solid-State Circuits , vol.SC-21 , pp. 983-988
- Miki, T.¹ Nakamura, Y.² Asai, S.³ Akasaka, Y.⁴

4
- 0026140313
- A 10-b 70-MS/s CMOS D/A converter
- Apr
- Y. Nakamura, T. Miki, A. Maeda, H. Kondoh, and N. Yazawa, "A 10-b 70-MS/s CMOS D/A converter," IEEE J. Solid-State Circuits, vol. 26, pp. 637-642, Apr. 1991.
- (1991) IEEE J. Solid-State Circuits , vol.26 , pp. 637-642
- Nakamura, Y.¹ Miki, T.² Maeda, A.³ Kondoh, H.⁴ Yazawa, N.⁵

5
- 4644288157
- MOS transistor mismatch for high accuracy applications
- Nov
- G. Van der Plas, J. Vandenbussche, A. van den Bosch, M. Steyaert, W. Sansen, and G. Gielen, "MOS transistor mismatch for high accuracy applications," Proc. IEEE 1999 ProRISC, pp. 529-533, Nov. 1999.
- (1999) Proc. IEEE 1999 ProRISC , pp. 529-533
- Van der Plas, G.¹ Van den bussche, J.² vandenBosch, A.³ Steyaert, M.⁴ Sansen, W.⁵ Gielen, G.⁶

6
- 0030685010
- Test structures for investigation of metal coverage effects on MOSFET matching
- Mar
- H. P. Tuinhout and M. Vertregt, "Test structures for investigation of metal coverage effects on MOSFET matching," in Proc IEEE 1997 Int. Conf. Microelectronic Test Structures, vol. 10, Mar. 1997, pp. 179-183.
- (1997) Proc IEEE 1997 Int. Conf. Microelectronic Test Structures , vol.10 , pp. 179-183
- Tuinhout, H.P.¹ Vertregt, M.²

7
- 0033280679
- 2 random walk CMOS DAC
- Dec
- 2 random walk CMOS DAC," IEEE J. Solid-State Circuits, vol. 34, pp. 1708-1718, Dec. 1999.
- (1999) IEEE J. Solid-State Circuits , vol.34 , pp. 1708-1718
- Van der Plas, G.¹ Vandenbussche, J.² Sansen, W.³ Steyaert, M.⁴ Gielen, G.⁵

8
- 0034229950
- Switching-sequence optimization for gradient error-compensation in thermometer-decoded DAC array
- July
- Y. Cong and R. L. Geiger, "Switching-Sequence optimization for gradient error-compensation in thermometer-decoded DAC array," IEEE Trans. Circuits Syst. II, vol. 47, pp. 585-595, July 2000.
- (2000) IEEE Trans. Circuits Syst. II , vol.47 , pp. 585-595
- Cong, Y.¹ Geiger, R.L.²

9
- 0032317770
- 2
- Dec
- 2," IEEE J. Solid-State Circuits, vol. 33, pp.
- (1998) IEEE J. Solid-State Circuits , vol.33 , pp. 1948-1958
- Lin, C.-H.¹ Bult, K.²

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.