Comparing FPGAS to graphics accelerators and the playstation 2 using a unified source description

Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2006, Pages 119-124

  Howes, Lee W ^a   Price, Paul ^a   Mencer, Oskar ^a   Beckmann, Olav ^a   Pell, Oliver ^a  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

FAST FOURIER TRANSFORM (FFT); FIELD PROGRAMMABLE GATE ARRAY (FPGA); FIELD PROGRAMMABLE LOGIC (FPL); FPGA IMPLEMENTATIONS; GRAPHICS ACCELERATORS; GRAPHICS PROCESSING UNITS (CPUS); HARDWARE ACCELERATIONS; INTERNATIONAL CONFERENCES; MONTE CARLO SIMULATION (MCS); PLAYSTATION2 (PS2); SINGLE DESCRIPTION (SD); STREAM COMPILER (ASC); WEIGHTED SUM;

ACCELERATION; CODES (SYMBOLS); COLOR IMAGE PROCESSING; COMPUTER HARDWARE DESCRIPTION LANGUAGES; FAST FOURIER TRANSFORMS; FOURIER TRANSFORMS; FUZZY LOGIC; GRAPHIC METHODS; IMAGE CODING; MATHEMATICAL TRANSFORMATIONS; OPTIMIZATION; PROGRAM COMPILERS; PROGRAM PROCESSORS; SIGNAL RECEIVERS; VECTORS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 46249110786     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2006.311203     Document Type: Conference Paper

References (18)

1. O. Mencer. ASC, a stream compiler for computing with FP-GAs. IEEE Transactions on CAD, 2006.
2. S. K. Raman et al. Implementing streaming SIMD extensions on the Pentium III processor. IEEE Micro.
3. H. P. Hofstee. Power efficient processor architecture and the cell processor. Proc. HPCA, IEEE 2005.
4. N. Shah. Understanding network processors. Master's thesis, University of California, Berkeley, September 2001.
5. J. T. J. Van Eijndhoven and E. J. D. Pol. Trimedia CPU64 architecture. Proc. ICCD, IEEE 1999.
6. U. Kapasi et al. The Imagine stream processor. Proc. ICCD, IEEE 2002.
7. S. Venkatasubramanian. The graphics card as a stream computer. Proc. MPDS, ACM 2003.
8. M. Meißner, S. Grimm, W. Straßer, J. Packer, and D. Latimer. Parallel volume rendering on a single-chip SIMD architecture. Proc. PVG, IEEE 2001.
9. H. Singh, M.-H. Lee, G. Lu, N. Bagherzadeh, F. J. Kurdahi, and E. M. C. Filho. Morphosys: An integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Transactions in Computing, 2000.
10. B. Cope et al. Have GPUs made FPGAs redundant in the field of video processing? Proc. FPT, IEEE 2005.
11. I. Buck, T. Foley, D. Horn, J. Sugerman, K. Fatahalian, M. Houston, and P. Hanrahan. Brook for GPUs: Stream computing on graphics hardware. Proc. SIGGRAPH, ACM 2004.
12. J. Kruger and R. Westermann. Linear algebra operators for GPU implementation of numerical algorithms. Proc. SIGGRAPH, ACM 2003.
13. W. R. Mark, R. S. Glanville, K. Akeley, and M. J. Kilgard. Cg: A system for programming graphics hardware in a c-like language. Proc. SIGGRAPH, ACM 2003.
14. EE Overview, Sony Documentation with Linux kit, 2001.
15. O. Mencer. PAM-Blox II: Design and evaluation of c+ + module generation for computing with FPGAs. Proc. FCCM, IEEE 2002.
16. G. Venkataramani, M. Budiu, T. Chelcea, and S. C. Goldstein C to asynchronous dataflow circuits: An end-to-end toolflow. Proc. IWLS, IEEE/ACM 2004.
17. M. B. Gokhale, J. M. Stone, J. Arnold, and M. Kalinowski. Stream-oriented FPGA computing in the Streams-C high level language. Proc. FCCM, IEEE 2000.
18. O. Mencer, D. J. Pearce, L. W. Howes, and W. Luk. Design space exploration with A Stream Compiler. Proc. FPT, IEEE 2003.