메뉴 건너뛰기




Volumn , Issue CIRCUITS SYMP., 2004, Pages 410-413

CMOS transceiver with baud rate clock recovery for optical interconnects

Author keywords

Baud rate; Clock and data recovery; Double sampling; I O; Integrating receiver; Optical interconnects; VCSEL

Indexed keywords

BAUD RATE; CLOCK AND DATA RECOVERY (CDR); DOUBLE SAMPLING; I/O; INTEGRATING RECEIVERS; VCSEL;

EID: 4544353898     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (27)

References (7)
  • 1
    • 0030086292 scopus 로고    scopus 로고
    • Arrays of optoelectronic switching nodes comprised of flip-chip-bonded MQW modulators and detectors on silicon CMOS circuitry
    • Feb.
    • A. L. Lentine et al. "Arrays of Optoelectronic Switching Nodes Comprised of Flip-Chip-Bonded MQW Modulators and Detectors on Silicon CMOS Circuitry," IEEE Photon. Technol. Lett., vol. 8, pp. 221-223, Feb. 1996.
    • (1996) IEEE Photon. Technol. Lett. , vol.8 , pp. 221-223
    • Lentine, A.L.1
  • 2
    • 0242611659 scopus 로고    scopus 로고
    • A 1.6Gb/s, 3mW CMOS receiver for optical communication
    • June
    • A. Emami-Neyestanak et al. "A 1.6Gb/s, 3mW CMOS Receiver for Optical Communication," in Proc. IEEE VLSI Circuits Symp., pp. 84-87, June 2002.
    • (2002) Proc. IEEE VLSI Circuits Symp. , pp. 84-87
    • Emami-Neyestanak, A.1
  • 3
    • 0034316439 scopus 로고    scopus 로고
    • Low-power area-efficient high-speed I/O circuit techniques
    • Nov.
    • M. E. Lee et al. "Low-Power Area-Efficient High-Speed I/O Circuit Techniques", IEEE J. of Solid State Circuits, vol. 35, pp. 1591-1599, Nov. 2000.
    • (2000) IEEE J. of Solid State Circuits , vol.35 , pp. 1591-1599
    • Lee, M.E.1
  • 4
    • 0036857082 scopus 로고    scopus 로고
    • Adaptive supply serial links with sub-1-V operation and per-pin clock recovery
    • Nov.
    • J. Kim and M. Horowitz, "Adaptive Supply Serial Links With Sub-1-V Operation and Per-Pin Clock Recovery," IEEEJ. Solid-State Circuits, vol. 37, pp. 1403-1413, Nov. 2002.
    • (2002) IEEEJ. Solid-state Circuits , vol.37 , pp. 1403-1413
    • Kim, J.1    Horowitz, M.2
  • 5
    • 0038494025 scopus 로고    scopus 로고
    • A subpicosecond jitter PLL for clock generation in 0.12μm digital CMOS
    • Jul.
    • N. D. Dalt, and C. Sandner, "A Subpicosecond Jitter PLL for Clock Generation in 0.12μm Digital CMOS", IEEE J. Solid-State Circuits, vol. 38, pp. 1275-1278, Jul. 2003.
    • (2003) IEEE J. Solid-state Circuits , vol.38 , pp. 1275-1278
    • Dalt, N.D.1    Sandner, C.2
  • 7
    • 0037631113 scopus 로고    scopus 로고
    • A second-order semi-digital clock recovery circuit based on injection locking
    • Feb. 9-13
    • M. E. Lee et al. "A second-order semi-digital clock recovery circuit based on injection locking", ISSCC Digest of Technical Papers, pp 1-8, Feb. 9-13, 2003
    • (2003) ISSCC Digest of Technical Papers , pp. 1-8
    • Lee, M.E.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.