A CMOS 64MSps 20mA 0.85mm2 baseband I/Q modulator performing 13 bits over 2MHz bandwidth

IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Volumn , Issue CIRCUITS SYMP., 2004, Pages 152-155

  Pinna, Carlo ^a   Mecchia, Alessandro ^a   Nicollini, Germano ^a  

^a STMICROELECTRONICS   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; BANDWIDTH; CLIENT SERVER COMPUTER SYSTEMS; ELECTRIC GENERATORS; ELECTRIC POTENTIAL; ENERGY DISSIPATION; PULSE TIME MODULATION; VOLTAGE MEASUREMENT; WHITE NOISE;

ANALOG FILTERS; DIGITAL DOMAINS; MICROPHOTOGRAPHS; MODULATOR DESIGN;

CMOS INTEGRATED CIRCUITS;

EID: 4544288999     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. W. Khalil et al., "A Highly Integrated Analog Front-End for 3G" IEEE Journal of Solid-State Circuits, Vol.38, No.5, pp. 774-780, May 2003.
2. A. Dezzani, E. Andre', "A 1.2V Dual-Mode WCDMA/GPRS ΣΔ Modulator" in ISSCC Digest Tech. Papers, pp. 58-59, Feb. 2003.
3. D. B. Ribner, "A Comparison of Modulator Networks for High-Order Oversampled ΣΔ Analog-to-Digital Converters", IEEE Transaction on Circuits and Systems II, Vol.38, No.2, pp. 145-159, Feb. 1991.
4. I. Fujimori, et al., "A 90dB SNR 2.5MHz Output-Rate ADC Using Cascaded Multibit Delta-Sigma Modulation and 8X Oversampling Ratio", IEEE Journal of Solid-State Circuits, vol.35, No. 12, pp. 1820-1827, Dec.2000.
5. S. K. Gupta, and V. Fong, "A 64MHz Clock-Rate ΣΔ ADC With 88dB SNDR and -105dB IM3 Distortion at a 1.5MHz Signal Frequency", IEEE Journal of Solid-State Circuits, vol.37, No. 12, pp. 1653-1661, Dec.2002.
6. T. L. Brooks, et al., "A Cascaded ΣΔ Pipeline A/D Converter with 1.25MHz Signal Bandwidth and 89dB SNR", IEEE Journal of Solid-State Circuits, vol.32, No.12, pp. 1896-1906, Dec.1997.
7. Delta-Sigma-Data Converters: Theory, design, and Simulation, S. R. Norsworthy, R. Schreier, and G. C. Temes, Eds. New York: IEEE Press, 1997.
8. R. T. Baird and T. S. Fiez, "Linearity Enhancement of Multibit ΣΔ A/D Converters" Using data Weighted Averaging, IEEE Transaction on Circuits and Systems II, vol.42, No.12, pp. 753-762, Dec. 1995.
9. G. Nicollini et al., "A Fully Differential Sample-and-Hold Circuit for High-Speed Applications', IEEE JSSC, vol.24, No.5, pp. 1461-1465, Oct. 1989.