SCOPUS 정보 검색 플랫폼

IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Volumn , Issue CIRCUITS SYMP., 2004, Pages 368-371

A circuit technique improving the image rejection of RF front-ends

(5) Levantino, S a Wang, X c Andreani, P c Samori, C a Lacaita, A L a,b

a POLITECNICO DI MILANO (Italy)

b IFN CNR (Italy)

c TECHNICAL UNIVERSITY OF DENMARK (Denmark)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER CIRCUITS; ELECTRIC POWER UTILIZATION; IMAGING TECHNIQUES; OSCILLATORS (ELECTRONIC); SIGNAL PROCESSING; SPURIOUS SIGNAL NOISE; TOPOLOGY; TRANSISTORS;

IMAGE REJECTION RATIO (IRR); LOCAL OSCILLATORS (LO); PHASE ERRORS; POLYPHASE FILTERS;

CMOS INTEGRATED CIRCUITS;

EID: 4544287818 PISSN: None EISSN: None Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper

Times cited : (4)

References (7)

1
- 0036918499
- Analysis and design of a 1.8-GHz CMOS LC quadrature VCO
- December
- P. Andreani, A. Bonfanti, L. Romanò, C. Samori, "Analysis and Design of a 1.8-GHz CMOS LC Quadrature VCO," IEEE J. of Solid-State Circuits, vol. 37, pp. 1737-1747, December 2002.
- (2002) IEEE J. of Solid-State Circuits , vol.37 , pp. 1737-1747
- Andreani, P.¹ Bonfanti, A.² Romanò, L.³ Samori, C.⁴

2
- 0036565040
- Analysis and design of an optimally coupled 5-GHz quadrature LC oscillator
- May
- J. van der Tang, P. van de Ven, D. Kasperkovitz, and A. van Roermund, "Analysis and Design of an Optimally Coupled 5-GHz Quadrature LC Oscillator," IEEE J. of Solid-State Circuits, vol. 37, pp. 657-661, May 2002.
- (2002) IEEE J. of Solid-State Circuits , vol.37 , pp. 657-661
- Van Der Tang, J.¹ Van De Ven, P.² Kasperkovitz, D.³ Van Roermund, A.⁴

3
- 0038494098
- A low-phase-noise 5-GHz CMOS quadrature VCO using superharmonic coupling
- July
- S. Gierkink, S. Levantino, R.C. Frye, C. Samori, and V. Boccuzzi, "A Low-Phase-Noise 5-GHz CMOS Quadrature VCO Using Superharmonic Coupling," IEEE J. of Solid-State Circuits, vol. 38, pp. 1148-1154, July 2003.
- (2003) IEEE J. of Solid-State Circuits , vol.38 , pp. 1148-1154
- Gierkink, S.¹ Levantino, S.² Frye, R.C.³ Samori, C.⁴ Boccuzzi, V.⁵

4
- 0029485143
- A single-chip 900 MHz CMOS receiver Front-end with a high performance low-IF topology
- December
- J. Crols and M.S.J. Steyaert, "A Single-Chip 900 MHz CMOS Receiver Front-End with a High Performance Low-IF Topology," IEEE J. of Solid-State Circuits, vol. 30, pp. 1483-1492, December 1995.
- (1995) IEEE J. of Solid-State Circuits , vol.30 , pp. 1483-1492
- Crols, J.¹ Steyaert, M.S.J.²

5
- 0029488453
- A 2.7-4.5 V single chip GSM transceiver RF integrated circuit
- December
- T. Stetzler, I. Post, J. Havens, and M. Koyama, "A 2.7-4.5 V Single Chip GSM Transceiver RF Integrated Circuit," IEEE J. of Solid-State Circuits, vol. 30, pp. 1421-1429, December 1995.
- (1995) IEEE J. of Solid-State Circuits , vol.30 , pp. 1421-1429
- Stetzler, T.¹ Post, I.² Havens, J.³ Koyama, M.⁴

6
- 4544285133
- "Quadrature Mixer Method and Apparatus," US Patent, No. 6,029,059, February
- J. Bojer, "Quadrature Mixer Method and Apparatus," US Patent, No. 6,029,059, February 2000.
- (2000)
- Bojer, J.¹

7
- 4544242684
- "High-Frequency Phase-Error Canceller," US Patent Provisional Application, No. 60/436,894, filed on December 27
- S. Gierkink and S. Levantine, "High-Frequency Phase-Error Canceller," US Patent Provisional Application, No. 60/436,894, filed on December 27, 2002.
- (2002)
- Gierkink, S.¹ Levantine, S.²

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.