Pareto-based application specification for MP-SoC customized run-time management

Proceedings - 2006 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2006

Volumn , Issue , 2006, Pages 78-84

  Ykman Couvreur, Ch ^a   Nollet, V ^a   Marescaux, Th ^a   Brockmeyer, E ^a   Catthoor, Fr ^a,b   Corporaal, H ^c  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

^c EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; ENERGY UTILIZATION; MANAGERS; SPECIFICATIONS; SYSTEM-ON-CHIP;

ACTIVE APPLICATION; APPLICATION MAPPING; BASED SPECIFICATION; MULTIMEDIA APPLICATIONS; RUNTIME MANAGEMENT; SOC PLATFORMS; USER REQUIREMENTS; VIDEO CODECS;

INTEGRATED CIRCUIT DESIGN;

EID: 45149122364     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICSAMOS.2006.300812     Document Type: Conference Paper

References (28)

1. P. Cumming, The TI OMAP platform approach to SoC. Kluwer Academic, 2003.
2. W. Wolf, "The future of multiprocessor systems-on-chips," in Proceedings of the Design Automation Conference, pp. 681-685, 2004.
3. D. Bertozzi, A. Jalabert, M. Srinivasan, R. Tamhankar, S. Stergiou, L. Benini, and G. De Micheli, "NoC synthesis flow for customized domain specific multiprocessor systems-on-chip," IEEE Trans. Parallel Distrib. Syst., vol. 16, pp. 113-129, February 2005.
4. S. Murali and G. De Micheli, "Bandwidth-constrained mapping of cores onto NoC architectures," in Proceedings of the Conference on Design, Automation and Test in Europe, Paris, France, February 2004.
5. L. Benini and G. De Micheli, "Networks on chips: anew SoC paradigm," IEEE Computer, pp. 70-78, 2002.
6. S. Mamagkakis, D. Atienza, C. Poucet, F. Catthoor, D. Soudris, and J. Mendias, "Custom design of multi-level dynamic memory management subsystem for embedded systems," in Proceedings of the IEEE Workshop on Signal Processing Systems, October 2004, pp. 170-175.
7. F. Poletti, P. Marchal, D. Atienza, L. Benini, F. Catthoor, and J. Mendias, "An integrated hardware/software approach for run-time scratchpad management," in Proceedings of the Design Automation Conference, pp. 238-243, June 2004.
8. M. Verma, L. Wehmeyer, and P. Marwedel, "Dynamic overlay of scratchpad memory for energy minimization," in Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, 2004, pp. 104-109.
9. C. Ykman-Couvreur, E. Brockmeyer, V. Nollet, T. Marescaux, F. Catthoor, and H. Corporaal, "Design-time application exploration for MP-SoC customized run-time management," in Proceedings of the International Symposium on System-on-Chip, pp. 66-73, November 2005.
10. T. Kogel and H. Meyr, "Heterogeneous MP-SoC - the solution to energy-efficient signal processing," in Proceedings of the Design Automation Conference, 2004, pp. 686-691.
11. T. Henriksson, J. Kang, and P. van der Wolf, "Implementation of dynamic streaming applications on heterogeneous multi-processor applications," in Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, Jersey City, NJ, September 2005, pp. 57-62.
12. S. Yoo, M. Youssef, A. Bouchhima, and A. Jerraya, "Multi-processor SoC design methodology using a concept of two-layer hardware-dependent software," in Proceedings of the Conference on Design, Automation and Test in Europe, Paris, February 2004.
13. Y. Cho, S. Yoo, K. Choi, N.-E. Zergainoh, and A. Jerraya, "Scheduler implementation in MP SOC design," in Proceedings of the Asia South Pacific Design Automation Conference, Shangai, China, January 2005.
14. C. Ykman-Couvreur, F. Catthoor, J. Vounckx, A. Folens, and F. Louagie, "Energy-aware dynamic task scheduling applied to a real-time multimedia application on an Xscale board," Journal of Low Power Electronics, vol. 1, pp. 226-237, December 2005.
15. L. Benini, A. Bogliolo, and G. De Micheli, "A survey of design techniques for system-level dynamic power management," IEEE Trans. VLSI Syst., vol. 8, pp. 299-316, June 2000.
16. A. Andrei, M. Schmitz, P. Eles, Z. Peng, and B. Al-Hashimi, "Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems," in Proceedings of the Conference on Design, Automation and Test in Europe, pp. 518-523, February 2004.
17. P. Schaumont, B.-C. C. Lai, W. Qin, and I. Verbauwhede, "Cooperative multithreading on embedded multiprocessor architectures enables energy-scalable design," in Proceedings of the Design Automation Conference, pp. 27-30, June 2005.
18. P. Yang and F. Catthoor, "Dynamic mapping and ordering tasks of embedded real-time systems on multiprocessor platforms," in Proceedings of the International Workshop on Software and Compilers for Embedded Systems, pp. 167-181, September 2004.
19. L. Smit, G. Smit, J. Hurink, H. Boersma, D. Paulusma, and P. Wolkotte, "Run-time mapping of applications to a heterogeneous reconfigurable tiled system on chip architecture," in Proceedings of the International Symposium on System-on-Chip, November 2005.
20. A. Hansson, K. Goossens, and A. Radulescu, "A unified approach to constrained mapping and routing on Network-on-Chip architectures," in Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, pp. 75-80, September 2005.
21. J. Hu and R. Marculescu, "Communication and task scheduling of application-specific networks-on-chip," IEE Proceedings - Computers and Digital Techniques, vol. 152, pp. 643-651, September 2005.
22. O. Bringmann, A. Siebenborn, and W. Rosenstiel, "Conflict analysis in multiprocess synthesis for optimized system integration," in Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, pp. 15-20, September 2005.
23. J. Kang, T. Henriksson, and P. van der Wolf, "An interface for the design and implementation of dynamic applications on multi-processor architectures," in Proceedings of the Workshop on Embedded Systems for Real-Time Multimedia, pp. 101-106, September 2005.
24. M. Rutten et al., "Dynamic reconfiguration of streaming graphs on a heterogeneous multiprocessor architecture," in Proceedings of the IS&T/SPIE's Annual Symposium on Electronic Imaging: Multimedia Processing and Applications, pp. 101-106, January 2005.
25. V. Nollet, T. Marescaux, P. Avasare, J.-Y Mignolet, and D. Verkest, "Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles," in Proceedings of the Conference on Design, Automation and Test in Europe, pp. 252-253, March 2005.
26. P.Strobach, "QSDPCM a new technique in scene adaptive coding," in Proceedings of the Eur. Signal processing Conference, pp. 1141-1144, September 1988.
27. J. Dielissen, A. Radulescu, K. Goossens, and E. Rijpkema, "Concepts and implementation of the Philips network-on-chip," in Proceedings of the IP-based SOC Design, November 2003.
28. E. Brockmeyer, M. Miranda, H. Corporaal, and F. Catthoor, "Layer assignment techniques for low energy in multi-layered memory organisations," in Proceedings of the Conference on Design, Automation and Test in Europe, pp. 1070-1075, 2003.