메뉴 건너뛰기




Volumn , Issue , 2007, Pages 452-455

a cmos operational amplifier with Constant 68° Phase Margin over its whole range of noise-Power trade-Off programmability

Author keywords

[No Author keywords available]

Indexed keywords

CONSTANT VALUE; EUROPEAN; EXPERIMENTAL RESULTS; LOW NOISE; LOW-POWER CONSUMPTION; OPERATIONAL AMPLIFIER (OPAMP); PHASE MARGIN (PM); POWER CONSUMPTION (CE); PROGRAMMABILITY; SOLID-STATE CIRCUITS CONFERENCE; VARIABLE PHASE;

EID: 44849120843     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2007.4430340     Document Type: Conference Paper
Times cited : (4)

References (9)
  • 2
    • 34147219584 scopus 로고    scopus 로고
    • A Programmable Analog Front End for the Aquisition of Biomedical Signals
    • Workshop, Veldhoven, The Netherlands, 25-26 November
    • C. Bronskowski, D. Schroeder, A Programmable Analog Front End for the Aquisition of Biomedical Signals, Proceedings ProRISC 2004 Workshop, Veldhoven, The Netherlands, 25-26 November 2004, pp. 474-477.
    • (2004) Proceedings ProRISC , pp. 474-477
    • Bronskowski, C.1    Schroeder, D.2
  • 3
    • 44849083508 scopus 로고    scopus 로고
    • An ultra low-noise operational amplifier with programmable noise-power trade-off
    • Montreux, Switzerland, 19-21 September
    • C. Bronskowski, D. Schroeder, "An ultra low-noise operational amplifier with programmable noise-power trade-off," in Proceedings 32nd European Solid-State Circuits Conference (ESSCIRC 2006), Montreux, Switzerland, 19-21 September 2006, pp. 368-371.
    • (2006) Proceedings 32nd European Solid-State Circuits Conference (ESSCIRC , pp. 368-371
    • Bronskowski, C.1    Schroeder, D.2
  • 4
    • 0028742371 scopus 로고
    • A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries
    • R. Hogervorst, J.P. Tero, R.G.H. Eschauzier, J.H. Huijsing, "A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries," IEEE J. Solid State Circuits, vol. 29, no. 12, pp. 1505-1513, 1994.
    • (1994) IEEE J. Solid State Circuits , vol.29 , Issue.12 , pp. 1505-1513
    • Hogervorst, R.1    Tero, J.P.2    Eschauzier, R.G.H.3    Huijsing, J.H.4
  • 6
    • 34147223431 scopus 로고    scopus 로고
    • Systematic design of programmable operational amplifiers with noise-power trade-off
    • C. Bronskowski, D. Schroeder, "Systematic design of programmable operational amplifiers with noise-power trade-off," IET Circuits, Devices & Systems, vol. 1 (2007), no. 1, pp. 41-48.
    • (2007) IET Circuits, Devices & Systems , vol.1 , Issue.1 , pp. 41-48
    • Bronskowski, C.1    Schroeder, D.2
  • 7
    • 44849110285 scopus 로고    scopus 로고
    • Optimisation of programmable operational amplifiers
    • Workshop, Veldhoven, The Netherlands, 17-18 November
    • C. Bronskowski, P. Meier auf der Heide, D. Schroeder, "Optimisation of programmable operational amplifiers," in Proceedings ProRISC 2005 Workshop, Veldhoven, The Netherlands, 17-18 November 2005, pp. 195-200.
    • (2005) Proceedings ProRISC , pp. 195-200
    • Bronskowski, C.1    Meier auf der Heide, P.2    Schroeder, D.3
  • 8
    • 44849089698 scopus 로고    scopus 로고
    • Fairchild Semiconductor, Board layout techniques for high-performance amplifiers, Application Note AN-6039, 2006.
    • Fairchild Semiconductor, "Board layout techniques for high-performance amplifiers," Application Note AN-6039, 2006.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.