Camera mote with a high-performance parallel processor for real-time frame-based video processing

2007 IEEE Conference on Advanced Video and Signal Based Surveillance, AVSS 2007 Proceedings

Volumn , Issue , 2007, Pages 69-74

  Kleihorst, Richard ^a   Abbo, Anteneh ^a   Schueler, Ben ^a   Danilin, Alexander ^a  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; CAMERAS; COMPUTER NETWORKS; DATA PROCESSING; DATA STORAGE EQUIPMENT; METROPOLITAN AREA NETWORKS; MULTITASKING; NETWORK PROTOCOLS; PAPER;

'SMART' CAMERAS; ACTIVE VISION; CAMERA NETWORKS; DISTANCE TRANSFORMS; HARDWARE TOOLS; HIGH PERFORMANCE; INTERNAL MEMORY; ITERATIVE TECHNIQUES; MULTIPLE PASSES; OBJECT PROCESSING; PEAK PERFORMANCE; POWER CONSUMPTION (CE); PROCESSING ELEMENTS (PES); REAL TIME VIDEO ANALYSIS; SINGLE-INSTRUCTION MULTIPLE DATA (SIMD); TIME FRAMES; VIDEO PROCESSING;

SECURITY SYSTEMS;

EID: 44849104897     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AVSS.2007.4425288     Document Type: Conference Paper

References (23)

1. A. Abbo and R. Kleihorst, "A programmable smart-camera architecture," in ACIVS2002, (Gent, Belgium), Sept 2002.
2. R. Kleihorst, B. Schueler, A. Abbo, and V. Choudhary, "Design challenges for power consumption in mobile smart cameras," in COGIS2006, (Paris, France), Mar. 2006.
3. I. Downes, L. B. Rad, and H. Aghajan, "Development of a mote for wireless image sensor networks," in COGIS2006, (Paris, France), Mar. 2006.
4. S. Velipasalar and W. Wolf, "Multiple object tracking and occlusion handling by information exchange between uncalibrated cameras," in Int. Conf. Image Proc. (ICIP'05), (Genova, Italy), Sep. 11-14, 2005.
5. J. Mallet and V. M. Bove, "Eye society," in ICME2003, (Baltimore, MD, USA), July 2003.
6. H. Lee and H. Aghajan, "Vision-enabled node localization in wireless sensor networks," in COGIS2006, (Paris, France), Mar. 2006.
7. R. Kleihorst, B. Schueler, and A. Danilin, "Architecture and applications of wireless smart cameras (networks)," in Proceedings ICASSP07, 2007.
8. M. Jones and P. Viola, "Fast multi-view face detection," in Proceedings IEEE Conference on Computer Vision and Pattern Recognition (CVPR), 2003.
9. D. Lowe, "Distinctive image features from scale-invariant keypoints," International Journal of Computer Vision, vol. 60, no. 2, 2004.
10. P. Jonker, "Why linear arrays are better image processors," in Proc. 12th IAPR Conf. on Pattern Recognition, (Jerusalem, Israel), pp. 334-338, 1994.
11. B. Khailany et al., "Imagine: Media processing with streams," IEEE MICRO, pp. 35 - 46, Apr 2001.
12. "Cell:." http://researchweb.watson.ibm.com.
13. R. Kleihorst, A. Abbo, A. van der Avoird, M. O. de Beeck, L. Sevat, P. Wielage, R. van Veen, and H. van Herten, "Xetal: A low-power high-performance smart camera processor," in ISCAS 2001, (Sydney, Australia), may 2001.
14. S. Kyo, T. Koga, S. Okazaki, and I. Kuroda, "An integrated memory array processor for embedded image recognition systems," in Proc. of ISCA, pp. 134 - 145, June 2005.
15. M. Nakajima et al., "A 40GOPS 250mw massively parallel processor based on matrix architecture," in ISSCC Dig. of Tech. Papers 2006, pp. 410 - 411, Feb 2006.
16. R. Kleihorst, B. Schueler, A. Danilin, and M. Heijligers, "Smart camera mote with high performance vision system," in DSC'06, (Boulder, USA), 2006.
17. A. Abbo, R. Kleihorst, V. Choudhary, L. Sevat, P. Wielage, S. Mouy, and M. Heijligers, "Xetal-II: A 107GOPS, 600mw massively-parallel processor for video scene analysis," in ISSCC2007 Digest of technical papers, (San Fransisco, Ca, USA), 2007.
18. A. Abbo et al., "Xetal-II: A 107 GOPS, 600 mW massivelyparallel processor for video scene analysis," submitted to IEEE Journal of Solid State Circuits.
19. J. Gealow and C. Sodini, "A pixel-parallel image processor using logic pitch-matched to dynamic memory," IEEE Journal of Solid-State Circuits, vol. 34, June 1999.
20. H. Yamashila and C. Sodini, "A 128 × 128 CMOS imager with 4 x 128 bit-serial column-parallel PE array," in ISSCC2001 Digest of technical papers, 2001.
21. P. Jonker, Morphological Image Processing: Architecture and VLSI design. Kluwer, 1992.
22. D. W. Hammerstrom and D. P. Lulich, "Image processing using one-dimensional processor arrays," IEEE Proceedings, vol. 84, pp. 1005-1018, jul 1996.
23. R. Kleihorst et al., "An SIMD smart camera architecture for real-time face recognition," in Abstracts of the SAFE & ProR-ISC/IEEE Workshops on Semiconductors, Circuits and Systems and Signal Processing, (Veldhoven, The Netherlands), Nov 26-27, 2003.