A 1-V 36-μW low-noise adaptive interface IC for portable biomedical applications

ESSCIRC 2007 - Proceedings of the 33rd European Solid-State Circuits Conference

Volumn , Issue , 2007, Pages 288-291

  Qiang, Li ^a   Kuo, Hwi Roy Tan ^a   Teo, Tee Hui ^a   Singh, Rajinder ^a  

^a INSTITUTE OF MICROELECTRONICS   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; MULTICARRIER MODULATION; RAILS; SIGNAL PROCESSING;

ANALOG FRONT-END (AFE); ANALOG SIGNAL PROCESSING; BIO-MEDICAL APPLICATIONS; BIOPOTENTIAL; COMMON-MODE NOISES; CONFIGURABLE; EUROPEAN; INPUT REFERRED NOISE; LOW NOISE; LOW POWERS; LOW-VOLTAGE (LV); RAIL TO RAIL OPERATIONS; RAIL-TO-RAIL INPUT; SOLID-STATE CIRCUITS CONFERENCE; WIDE-RANGE;

MICROFLUIDICS;

EID: 44849094654     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2007.4430300     Document Type: Conference Paper

References (7)

1. R. F. Yazicioglu, P. Merken, R. Puers, and C. V. Hoof, "A 60μW 60nV/√Hz readout front-end for portable biopotential acquisition systems," in 2006 IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, Feb. 5-9, 2006, pp. 56-57.
2. K. A. Ng and P. K. Chan, "A CMOS analog front-end IC for portable EEG/ECG monitoring applications," IEEE Trans. Circuits Syst.-I: Reg-ular Papers, vol. 52, no. 11, pp. 2335-2347, Nov. 2005.
3. R. F. Yazicioglu, P. Merken, R. Puers, and C. V. Hoof, "Low-power low-noise 8-channel EEG front-end ASIC for ambulatory acquisition systems," in 2006 European Solid-State Circuits Conf. (ESSCIRC), Montreux, Switzerland, Sep. 18-22, 2006, pp. 247-250.
4. M. Shojaei-Baghini, R. K. Lal, and D. K. Sharma, "A low-power and compact analog CMOS processing chip for portable ecg recorders," in 2005 IEEE Asian Solid-State Circuits Conf. (ASSCC), Hsinchu, Taiwan, R.O.C., Nov. 1-3, 2005, pp. 473-476.
5. H. Wu and Y. P. Xu, "A IV 2.3μW biomedical signal acquisition IC," in 2006 IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, Feb. 5-9, 2006, pp. 58-59.
6. R. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 958-965, Jun. 2003.
7. B. Razavi and B. A. Wooley, "Design techniques for high-speed, high-resolution comparators," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1916-1926, Dec. 1992.