-
1
-
-
2442610851
-
Vertical p-i-n polysilicon diode with antifuse for stackable field-programmable ROM
-
May
-
S. B. Herner, A. Bandyopadhyay, S. V. Dunton, V. Eckert, J. Gu, K. J. Hsia, S. Hu, C. Jahn, D. Kidwell, M. Konevecki, M. Mahajani, K. Park, C. Petti, S. R. Radigan, U. Raghuram, J. Vienna, and M. A. Vyvoda, "Vertical p-i-n polysilicon diode with antifuse for stackable field-programmable ROM," IEEE Electron Device Lett., vol. 25, no. 5, pp. 271-273, May 2004.
-
(2004)
IEEE Electron Device Lett
, vol.25
, Issue.5
, pp. 271-273
-
-
Herner, S.B.1
Bandyopadhyay, A.2
Dunton, S.V.3
Eckert, V.4
Gu, J.5
Hsia, K.J.6
Hu, S.7
Jahn, C.8
Kidwell, D.9
Konevecki, M.10
Mahajani, M.11
Park, K.12
Petti, C.13
Radigan, S.R.14
Raghuram, U.15
Vienna, J.16
Vyvoda, M.A.17
-
2
-
-
33846428065
-
A low-temperature-grown oxide diode as a new switch element for high-density, nonvolatile memories
-
Jan
-
M.-J. Lee, S. Seo, D.-C. Kim, S.-E. Ahn, D. H. Seo, I. Yoo, I.-G. Baek, D.-S. Kim, I.-S. Byun, S.-H. Kim, I.-R. Hwang, J.-S. Kim, S.-H. Jeon, and B.-H. Park, "A low-temperature-grown oxide diode as a new switch element for high-density, nonvolatile memories," Adv. Mater., vol. 19, no. 1, pp. 73-76, Jan. 2007.
-
(2007)
Adv. Mater
, vol.19
, Issue.1
, pp. 73-76
-
-
Lee, M.-J.1
Seo, S.2
Kim, D.-C.3
Ahn, S.-E.4
Seo, D.H.5
Yoo, I.6
Baek, I.-G.7
Kim, D.-S.8
Byun, I.-S.9
Kim, S.-H.10
Hwang, I.-R.11
Kim, J.-S.12
Jeon, S.-H.13
Park, B.-H.14
-
3
-
-
10744227833
-
512-Mb PROM with a three-dimensional array of diode/antifuse memory cells
-
Nov
-
M. Johnson, A. Al-Shamma, D. Bosch, M. Crowley, M. Farmwald, L. Fasoli, A. Ilbahar, B. Kleveland, T. Lee, T. Liu, Q. Nguyen, R. Scheuerlein, K. So, and T. Thorp, "512-Mb PROM with a three-dimensional array of diode/antifuse memory cells," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1920-1928, Nov. 2003.
-
(2003)
IEEE J. Solid-State Circuits
, vol.38
, Issue.11
, pp. 1920-1928
-
-
Johnson, M.1
Al-Shamma, A.2
Bosch, D.3
Crowley, M.4
Farmwald, M.5
Fasoli, L.6
Ilbahar, A.7
Kleveland, B.8
Lee, T.9
Liu, T.10
Nguyen, Q.11
Scheuerlein, R.12
So, K.13
Thorp, T.14
-
4
-
-
9744248669
-
Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors
-
Nov
-
K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, "Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors," Nature, vol. 432, no. 7016, pp. 488-492, Nov. 2004.
-
(2004)
Nature
, vol.432
, Issue.7016
, pp. 488-492
-
-
Nomura, K.1
Ohta, H.2
Takagi, A.3
Kamiya, T.4
Hirano, M.5
Hosono, H.6
-
5
-
-
34548454544
-
2/Si substrates
-
Aug
-
2/Si substrates," Appl. Phys. Lett., vol. 91, no. 9, p. 091910, Aug. 2007.
-
(2007)
Appl. Phys. Lett
, vol.91
, Issue.9
, pp. 091910
-
-
Kang, D.1
Song, I.H.2
Kim, C.3
Park, Y.4
Lee, H.5
-
7
-
-
33746655667
-
A self-aligned 1-μm-channel CMOS technology with retrograde n-well and thin epitaxy
-
Feb
-
Y. Taur, G. J. Hu, R. H. Dennard, L. M. Terman, C. Y. Ting, and K. E. Petrillo, "A self-aligned 1-μm-channel CMOS technology with retrograde n-well and thin epitaxy," IEEE Trans. Electron Devices, vol. ED-32, no. 2, pp. 203-209, Feb. 1985.
-
(1985)
IEEE Trans. Electron Devices
, vol.ED-32
, Issue.2
, pp. 203-209
-
-
Taur, Y.1
Hu, G.J.2
Dennard, R.H.3
Terman, L.M.4
Ting, C.Y.5
Petrillo, K.E.6
-
8
-
-
0018455052
-
VLSI limitations from drain-induced barrier lowering
-
Apr
-
R. R. Troutman, "VLSI limitations from drain-induced barrier lowering," IEEE Trans. Electron Devices, vol. ED-26, no. 4, pp. 461-469, Apr. 1979.
-
(1979)
IEEE Trans. Electron Devices
, vol.ED-26
, Issue.4
, pp. 461-469
-
-
Troutman, R.R.1
-
9
-
-
0016113965
-
A simple theory to predict the threshold voltage of short-channel IGFETs
-
Oct
-
L. D. Yau, "A simple theory to predict the threshold voltage of short-channel IGFETs," Solid State Electron., vol. 17, no. 10, pp. 1059-1063, Oct. 1974.
-
(1974)
Solid State Electron
, vol.17
, Issue.10
, pp. 1059-1063
-
-
Yau, L.D.1
-
10
-
-
34248399209
-
-
D. Kang, H. Lim, C. Kim, I. H. Song, J. Park, J. Chung, and Y. Park, Amorphous gallium indium zinc oxide thin film transistors: Sensitive to oxygen molecules, Appl. Phys. Lett., 90, no. 19, pp. 192 101-1192 101-3, May 2007.
-
D. Kang, H. Lim, C. Kim, I. H. Song, J. Park, J. Chung, and Y. Park, "Amorphous gallium indium zinc oxide thin film transistors: Sensitive to oxygen molecules," Appl. Phys. Lett., vol. 90, no. 19, pp. 192 101-1192 101-3, May 2007.
-
-
-
-
11
-
-
33646042498
-
Overview and status of metal S/D Schottky-barrier MOSFET technology
-
May
-
J. M. Larson and J. P. Snyder, "Overview and status of metal S/D Schottky-barrier MOSFET technology," IEEE Trans. Electron Devices vol. 53, no. 5, pp. 1048-1058, May 2006.
-
(2006)
IEEE Trans. Electron Devices
, vol.53
, Issue.5
, pp. 1048-1058
-
-
Larson, J.M.1
Snyder, J.P.2
-
12
-
-
2442623512
-
Schottky-barrier S/D MOSFETs with high-k gate dielectrics and metal-gate electrode
-
May
-
S. Zhu, H. Y. Yu, S. J. Whang, J. H. Chen, C. Shen, C. Zhu, S. J. Lee, M. F. Li, D. S. H. Chan, W. J. Yoo, A. Du, C. H. Tung, J. Singh, A. Chin, and D. L. Kwong, "Schottky-barrier S/D MOSFETs with high-k gate dielectrics and metal-gate electrode," IEEE Electron Device Lett. vol. 25, no. 5, pp. 268-270, May 2004.
-
(2004)
IEEE Electron Device Lett
, vol.25
, Issue.5
, pp. 268-270
-
-
Zhu, S.1
Yu, H.Y.2
Whang, S.J.3
Chen, J.H.4
Shen, C.5
Zhu, C.6
Lee, S.J.7
Li, M.F.8
Chan, D.S.H.9
Yoo, W.J.10
Du, A.11
Tung, C.H.12
Singh, J.13
Chin, A.14
Kwong, D.L.15
-
13
-
-
3943066406
-
N-type Schottky barrier source/drain MOSFET using Ytterbium silicide
-
Aug
-
S. Zhu, J. Chen, M.-F. Li, S. J. Lee, J. Singh, C. X. Zhu, A. Du, C. H. Tung, A. Chin, and D. L. Kwong, "N-type Schottky barrier source/drain MOSFET using Ytterbium silicide," IEEE Electron Device Lett., vol. 25, no. 8, pp. 565-567, Aug. 2004.
-
(2004)
IEEE Electron Device Lett
, vol.25
, Issue.8
, pp. 565-567
-
-
Zhu, S.1
Chen, J.2
Li, M.-F.3
Lee, S.J.4
Singh, J.5
Zhu, C.X.6
Du, A.7
Tung, C.H.8
Chin, A.9
Kwong, D.L.10
-
14
-
-
38049071425
-
Selective formation of Ohmic junctions and Schottky barriers with electrodeposited ZnO
-
Jan
-
S. Chatman, B. J. Ryan, and K. M. Poduska, "Selective formation of Ohmic junctions and Schottky barriers with electrodeposited ZnO," Appl. Phys. Lett., vol. 92, no. 1, p. 012 103, Jan. 2008.
-
(2008)
Appl. Phys. Lett
, vol.92
, Issue.1
, pp. 012-103
-
-
Chatman, S.1
Ryan, B.J.2
Poduska, K.M.3
-
15
-
-
33847634295
-
-
R. Martins, P. Barquinha, I. Ferreira, L. Pereira, G. Gonçalves, and E. Fortunato, Role of order and disorder on the electronic performances of oxide semiconductor thin film transistors, J. Appl. Phys., 101, no. 4, pp. 044 505-1-044 505-7, Feb. 2007.
-
R. Martins, P. Barquinha, I. Ferreira, L. Pereira, G. Gonçalves, and E. Fortunato, "Role of order and disorder on the electronic performances of oxide semiconductor thin film transistors," J. Appl. Phys., vol. 101, no. 4, pp. 044 505-1-044 505-7, Feb. 2007.
-
-
-
-
16
-
-
34249697083
-
x etch stopper
-
May
-
x etch stopper," Appl. Phys. Lett. vol. 90, no. 21, p. 212 114, May 2007.
-
(2007)
Appl. Phys. Lett
, vol.90
, Issue.21
, pp. 212-114
-
-
Kim, M.1
Jeong, J.H.2
Lee, H.J.3
Ahn, T.K.4
Shin, H.S.5
Park, J.-S.6
Jeong, J.K.7
Mo, Y.-G.8
Kim, H.D.9
|