Verifying a Gigabit Ethernet switch using SMV

Proceedings - Design Automation Conference

Volumn , Issue , 2004, Pages 230-233

  Lu, Yuan ^a   Jorda, Mike ^a  

^a BROADCOM CORPORATION   (United States)

Author keywords

Verification

Indexed keywords

ABSTRACTING; ALGORITHMS; COMPUTER SIMULATION; ERRORS; SEMICONDUCTOR DEVICE MANUFACTURE; SWITCHING; TABLE LOOKUP;

ADDRESS RESOLUTION LOGIC (ARL); FORMAL VERIFICATION; GIGABIT ETHERNET SWITCH; SWITCHING MODE;

LOCAL AREA NETWORKS;

EID: 4444355254     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/996566.996631     Document Type: Conference Paper

References (9)

1. [A00] M. Aagaard ed. Formal Verification of Iterative Algorithm in Microprocessors. In Design Automation Conference, pages 201-206, 2000.
2. [B01] B. Bentley. Validating the Intel Pentium 4 microprocessor. In Design Automation Conference, pages 244-248, 2001.
3. [BD94] J. Burch and D. Dill. Automatic verification of pipelined microprocessor control. In Computer Aided Verification, pages 68-80, June 1994.
4. [CBL98] Cadence Berkeley Lab. Cadence SMV. http://www-cad.eecs.berkeley.edu/~kenmcmil/smv, 1998.
5. [CCLW99] P. Chauhan, E. M. Clarke, Y. Lu, and D. Wang. Verifying IP-core based system-on-chip designs. In IEEE ASIC Conference, 1999.
6. [CGP99] E. M. Clarke, O. Grumberg and D. Peled. Model Checking. MIT Press, 1999.
7. [KKC98] J. Kadambi, M. Kalkunte, I. Crayford. Gigabit Ethernet: Migrating to High Bandwidth LANs. Prentice Hall, 1998.
8. [M98] K. L. McMillan. Verification of an implementation of Tomasulo's algorithm by compositional model checking. In Computer Aided Verification (CAV98), 1998.
9. [OSSP98] Open Source Software Project. Embedded Perl Language. In http://www.ossp.org/pkg/tool/eperl, 1998.