Data compression for improving SPM behavior

Proceedings - Design Automation Conference

Volumn , Issue , 2004, Pages 401-406

  Ozturk, O ^a   Kandemir, M ^a   Demirkiran, I ^b   Chen, G ^a   Irwin, M J ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b SYRACUSE UNIVERSITY   (United States)

Author keywords

Compilers; Data compression; Scratch pad memory

Indexed keywords

ALGORITHMS; BUFFER STORAGE; COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER ARCHITECTURE; COMPUTER PROGRAMMING LANGUAGES; DATA STRUCTURES; DATA TRANSFER; EMBEDDED SYSTEMS; HEURISTIC PROGRAMMING; HYBRID COMPUTERS; MICROPROCESSOR CHIPS;

COMPILERS; INTEGER LINEAR PROGRAMMING (ILP); OFF-CHIP MEMORY; SCRATCH-PAD MEMORY (SPM);

DATA COMPRESSION;

EID: 4444283877     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/996566.996680     Document Type: Conference Paper

References (21)

1. T. M. Austin. The SimpleScalar/ARM Toolset. http://www.eecs.umich.edu/~taustin/simplescalar
2. T. M. Austin and D. Burger. The SimpleScalar Architectural Research Tool Set. http://www.cs.wisc.edu/~mscalar/simplescalar.html
3. S. P. Amarasinghe, J. M. Anderson, M. S. Lam, and C. W. Tseng The SUIF compiler for scalable parallel machines. In Proc. the 7th SIAM Conference on Parallel Processing for Scientific Computing, February, 1995.
4. N. Bellas, I. N. Hajj, C. Polychronopoulos, and G. Stamoulis. Energy and performance improvements in microprocessor design using a loop cache. In Proc. International Conference on Computer Design, 1999, pp. 378-383.
5. L. Benini, A. Macii, E. Macii, and M. Poncino. Increasing energy efficiency of embedded systems by application-specific memory hierarchy generation. IEEE Design & Test of Computers, pages 74-85, April-June, 2000.
6. L. Benini, D. Bruni, A. Macii, and E. Macii. Hardware-assisted data compression for energy minimization in systems with embedded processors. In Proc. DATE'02, Paris, France, March 2002.
7. K. D. Cooper and T. J. Harvey. Compiler-controlled memory. In Proc. the International Conference on Architectural Support for Prog. Lang. and Operating Systems, CA, November 1998.
8. CPU 12 Reference Manual. Motorola Corporation, 2000. http://motorola.com/brdata/PDFDB/MICROCONTROLLERS/16_BIT/68HC12_FAMILY/REF_MAT/ CPU12RM.pdf.
9. E. G. Hallnor and S. K. Reinhardt. A fully-associative software-managed cache design. In Proc. International Conference on Computer Architecture, pp. 107-116, Vancouver, British Columbia, Canada, 2000.
10. M. Kandemir and A. Choudhary. Compiler-directed scratch pad memory hierarchy design and management. In Proc. the 39th Design Automation Conference, 2002.
11. M. Kandemir, J. Ramanujam, M. Irwin, N. Vijaykrishnan, I. Kadayif, and A. Parikh. Dynamic management of scratch-pad memory space. In Proc. the 38th Design Automation Conference, June 2001.
12. M. Kandemir, J. Ramanujam, and A. Choudhary. Exploiting shared scratch pad memory space in embedded multiprocessor systems. In Proc. the 39th Design Automation Conference, June 2002.
13. L. H. Lee, B. Moyer and J. Arends. Instruction fetch energy reduction using loop caches for embedded applications with small tight loops. In Proc. International Symposium on Low Power Electronic Design, San Diego, CA, August, 1999.
14. http://www.oberhumer.com/opensource/lzo/
15. M-CORE - MMC2001 Reference Manual. Motorola Corporation, 1998. http://www.motorola.com/SPS/MCORE/info_documentation.htm.
16. P. R. Panda, N. D. Dutt, and A. Nicolau. Efficient utilization of scratch-pad-memory in embedded processor applications. In Proc. European Design and Test Conference, Paris, March 1997.
17. S. Steinke et al. Reducing energy consumption by dynamic copying of instructions onto on-chip memory. In Proc. ISSS'02, Kyoto, Japan, October 2002.
18. TMS370Cx7x 8-bit Microcontroller. Texas Instruments, Revised February 1997. http://www-s.ti.com/sc/psheets/spns034c/spns034c.pdf.
19. S. Udayakumaran and R. Barua. Compiler-decided dynamic memory allocation for scratch-pad based embedded systems. In Proc. the ACM International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, 2003.
20. L. Wang, W. Tembe, and S. Pande. Optimizing on-chip memory usage through loop restructuring for embedded processors. In Proc. 9th International Conference on Compiler Construction, March 30-31 2000, pp. 141-156, Berlin, Germany.
21. M. Wolfe. High Performance Compilers for Parallel Computing, Addison Wesley, 1996.