Static timing analysis using backward signal propagation

Proceedings - Design Automation Conference

Volumn , Issue , 2004, Pages 664-669

  Lee, Dongwoo ^a   Zolotov, Vladimir ^b   Blaauw, David ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

^b MOTOROLA INC   (United States)

Author keywords

Algorithms; Performance; Reliability

Indexed keywords

ALGORITHMS; BENCHMARKING; ERROR CORRECTION; MATHEMATICAL MODELS; OPTIMIZATION; RELIABILITY; SIGNAL PROCESSING; STATISTICAL METHODS;

DOWN-STREAM LOGIC; STATIC TIMING ANALYSIS (STA); WORST-CASE COMPLEXITY;

TIMING CIRCUITS;

EID: 4444259541     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/996566.996747     Document Type: Conference Paper

References (14)

1. Hitchcock, R.B., "Timing verification and the Timing Analysis program", Proc., IEEE/ACM Design Automation Conference, 1982, pp.594-604.
2. Jouppi, N.P., "Timing analysis for nMOS VLSI", IEEE/
3. ACM Design Automation Conf., 1983, pp. 411-418.
4. S.Devadas, K.Keutzer, S.Malik, "Computation of Floating Mode Delay in Combinational Circuit: Theory and Algorithms", IEEE Trans. on Computer Aided Design, Vol. 12, No. 12, pp. 1913-1923, Dec. 1993.
5. D. H. C. Du, S. H. C. Yen, S. Ghanta, "On the general False path problem in timing analysis", Proc., IEEE/ACM Design Automation Conference, 1989, pp. 555-560.
6. Ayman I. Kayssi, Karem A. Sakallah, Trevor N.Mudge, "The Impact of Signal Transition Time on Path Delay Computation", IEEE Transactions on circuits and systems-II: Analog and digital signal processing, Vol. 40, No. 5, pp. 302-309, May 1993.
7. H.Yalcin, J.P.Hayes, "Event propagation conditions in circuit delay computation", ACM Transactions on Design Automation of Electronic Systems, July 1997.
8. K. Shepard, V. Narayanan, "Noise in Deep Submicron Digital Design," Proc. ICCAD 1996, pp. 524-531.
9. S. Sapatnekar, "Capturing the Effect of Crosstalk on Delay," Proc. VLSI Design 2000, pp. 364-369, January 2000.
10. G. Bai, S. Bobba, I. Hajj, "Static timing analysis including power supply noise effect on propagation delay in VLSI circuits," Proc. DAC, 2001, pp. 295 -300.
11. D. Blaauw, V. Zolotov, and S. Sundareswaran, "Slope Propagation in Static Timing Analysis," IEEE Transactions on Computer-Aided Design, Vol. 21, No. 10, pp. 1180-1195, October 2002.
12. Chandu Visweswariah, Andrew R.Conn, "Formulation of Static Circuit Optimization with Reduced Size, Degeneracy and Redundancy by Timing Graph Manipulation", ICCAD, 1999, pp.244-251.
13. J.F. Lee, D.L. Ostapko, J.Soreff, C.K. Wong, "On Signal bounding problem in timing analysis", ICCAD 2001, pp. 507- 514.
14. http://www.cbl.ncsu.edu.