Failure-free coordinators synthesis for component-based architectures

Science of Computer Programming

Volumn 71, Issue 3, 2008, Pages 181-212

  Tivoli, Massimo ^a   Inverardi, Paola ^a  

^a UNIVERSITY OF L'AQUILA   (Italy)

Author keywords

Adaptor synthesis; Component adaptation; Component assembly; Component composition; Component based software engineering

Indexed keywords

COMPUTER SYSTEM RECOVERY; PROBLEM SOLVING; SECURITY OF DATA;

ADAPTOR SYNTHESIS; COMPONENT ADAPTATION; COMPONENT ASSEMBLY; COMPONENT COMPOSITION; COMPONENT-BASED SOFTWARE ENGINEERING;

SOFTWARE ARCHITECTURE;

EID: 44249113543     PISSN: 01676423     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.scico.2008.03.001     Document Type: Article

References (61)

1. ITU Telecommunication Standardisation Sector, ITU-T Reccomendation Z.120, Message Sequence Charts, MSC'96, Geneva, 1996
2. M. Autili, M. Flammini, P. Inverardi, A. Navarra, M. Tivoli, Synthesis of concurrent and distributed adaptors for component-based systems, in: Proceedings of European Workshop on Software Architecture, EWSA, 2006
3. M. Autili, P. Inverardi, M. Tivoli, D. Garlan, Synthesis of 'correct' adaptors for protocol enhancement in component-based systems, in: Proceedings of SAVCBS'04 Workshop at FSE, 2004
4. Boehm B., and Abts C. Cots integration: Plug and pray?. IEEE Computer 32 1 (1999)
5. Bracciali A., Brogi A., and Canal C. A formal approach to component adaptation. Journal of Systems and Software 74 1 (2005) 45-54
6. Brandin B.A., and Wonham W.M. Supervisory control of timed discrete-event systems. IEEE Transactions on Automatic Control 39 2 (1994)
7. Clarke E.M., Grumberg O., and Peled D.A. Model Checking (2000), The MIT Press, Cambridge, MA, London, England
8. Compare D., Inverardi P., and Wolf A.L. Uncovering architectural mismatch in component behavior. Science Of Computer Programming (33) 2 (1999) 101-131
9. de Alfaro L., and Heinzinger T. Interface automata. ACM Proc. of the Joint 8th ESEC and 9th FSE (2001), ACM Press
10. Garlan D., Allen R., and Ockerbloom J. Architectural mismatch: Why reuse is so hard. IEEE Software 12 6 (1995)
11. Giannakopoulou D., Kramer J., and Cheung S. Behaviour analysis of distributed systems using the tracta approach. Automated Software Engineering 6 1 (1999) 7-35
12. Giannakopoulou D., Pasareanu C.S., and Barringer H. Component verification with automatically generated assumptions. Automated Software Engineering 12 3 (2005) 297-320
13. A. Groce, D. Peled, M. Yannakakis, Adaptive model checking, in: Tools and Algorithms for Construction and Analysis of Systems, TACAS, 2002
14. G. Holzmann, D. Peled, An improvement in formal verification, in: Proceedings of the 7th IFIP WG6.1 International Conference on Formal Description Techniques, 1995
15. Inverardi P., and Tivoli M. Automatic synthesis of deadlock free connectors for com/dcom applications. ACM Proceedings of the Joint 8th ESEC and 9th FSE (2001), ACM Press, Vienna
16. Inverardi P., and Tivoli M. Deadlock-free software architectures for com/dcom applications. Elsevier Journal of Systems and Software Special Issue Component-based Software Engineering 65 3 (2003) 173-183 Journal No.: 7735, Article No.: 7346
17. Inverardi P., and Tivoli M. Software architecture for correct components assembly. Formal Methods for the Design of Computer, Communication and Software Systems: Software Architecture. LNCS vol. 2804 (2003), Springer
18. Inverardi P., and Tivoli M. Automatic failures-free connector synthesis: An example. LNCS vol. 2941 (March 2004), Springer
19. Inverardi P., Yankelevich D., and Wolf A. Static checking of system behaviors using derived component assumptions. ACM TOSEM 9 3 (2000)
20. N. Kaveh, W. Emmerich, Object system, 8th FSE/ESEC, Vienna, September 2001
21. Knight K. Unification: A multidisciplinary survey. ACM Computer Surveys 21 1 (1989) 93-124
22. Manna Z., and Wolper P. Synthesis of communicating processes from temporal logic specifications. ACM Transactions on Programming Languages and Systems 6 1 (1984) 68-93
23. Milner R. Communication and Concurrency (1989), Prentice Hall, New York
24. Hopcroft J., and Ullman J. Introduction to Automata Theory, Languages, and Computation (1979), Addison-Wesley
25. R. Passerone, L. de Alfaro, T. Heinzinger, A.L. Sangiovanni-Vincentelli, Convertibility verification and converter synthesis: Two faces of the same coin, in: Proc. of ICCAD, 2002
26. Ramadge P.J., and Wonham W.M. Supervisory control of a class of discrete event processes. SIAM Journal of Control and Optimization 25 1 (1987)
27. Shaw M., and Garlan D. Software Architecture: Perspectives on an Emerging Discipline (1996), Prentice Hall, Englewood Cliffs, NJ
28. Szyperski C. Component Software. Beyond Object Oriented Programming (1998), Addison Wesley, Harlow, England
29. Taubner D. Finite representations of CCS and TCSP programs by automata and petri nets. LNCS vol. 369 (1989)
30. Tivoli M., and Autili M. SYNTHESIS: A tool for synthesizing correct and protocol-enhanced adaptors. Software Adaptation. L'Objet Journal 12 1 (2006) 77-103 (special issue)
31. Tivoli M., Inverardi P., Presutti V., Forghieri A., and Sebastianis M. Correct components assembly for a product data management cooperative system. LNCS vol. 3054 (2004), Springer
32. Uchitel S., Kramer J., and Magee J. Incremental elaboration of scenario-based specifications and behavior models using implied scenarios. ACM Transactions on Software Engineering and Methodology (TOSEM) 13 1 (2004) 37-85
33. Yellin D., and Strom R. Protocol specifications and component adaptors. ACM Transactions on Programming Languages and Systems 19 2 (1997) 292-333
34. Roscoe A.W. The Theory and Practice of Concurrency (1998), Prentice-Hall
35. van Glabbeek R.J. Notes on the methodology of CCS and CSP. Theoretical Computer Science 177 2 (1998) 329-349
36. Keller R. Formal verification of parallel programs. Communications of the ACM 19 7 (1976) 371-384
37. Canal C., Poizat P., and Salaün G. Synchronizing behavioural mismatch in software composition. FMOODS. LNCS vol. 4037 (2006)
38. Arnold A. Finite Transition Systems. International Series in Computer Science (1994), Prentice-Hall
39. M. Autili, P. Inverardi, A. Navarra, M. Tivoli, SYNTHESIS: A tool for automatically assembling correct and distributed component-based systems, in: International Conference on Software Engineering, ICSE2007 - Formal Tool Demos Track, Minneapolis, USA, May 2007
40. Brooks Jr. F.P. No Silver Bullet: Essence and Accidents of Software Engineering Computer 20 4 (1987) 10-19
41. European Commission 6th Framework Program - 2nd Call Galileo Joint Undertaking: Cultural Heritage Space Identification System, CUSPIS. www.cuspis-pro ject.info
42. ITU-T: The X500 naming service: ISO/IEC 9594-1. www.itu.int/home/index.html
43. Autili M., Mostarda L., Navarra A., and Tivoli M. Synthesis of decentralized and concurrent adaptors for correctly assembling distributed component-based systems. Journal of Software and Systems (2008) 10.1016/j.jss.2008.04.006
44. A. Pnueli, The temporal logic of programs, in: Proceedings of the 18th IEEE Symposium on Foundation of Computer Science, 1977, pp. 46-57
45. Manna Z., and Pnueli A. The Temporal Logic of Reactive and Concurrent Systems (1991), Springer-Verlag, New York
46. G.J. Holzmann, The logic of bugs, in: Proc. Foundations of Software Engineering (SIGSOFT 2002/FSE-10), 2002
47. R.L. Smith, G.S. Avrunin, L.A. Clarke, L.J. Osterweil, PROPEL: An approach supporting property elucidation, in: ICSE2002, pp. 11-21
48. M.B. Dwyer, G.S. Avrunin, J.C. Corbett, Patterns in property specifications for finite-state verification, in: ICSE'99, pp. 411-420
49. L.K. Dillon, G. Kutty, L.E. Moser, P.M. Melliar-Smith, Y.S. Ramakrishna, A graphical interval logic for specifying concurrent systems, ACM TOSEM 3 (2)
50. M.H. Smith, G.J. Holzmann, K. Etessami, Events and constraints: A graphical editor for capturing logic properties of programs, in: 5th International Symposium on Requirements Engineering
51. L. Zanolin, C. Ghezzi, L. Baresi, An approach to model and validate publish/subscribe architectures, SAVCBS2003
52. A. Alfonso, V. Braberman, N. Kicillof, A. Olivero, Visual timed event scenarios, in: 26th ICSE04, Edinburgh, Scotland, UK
53. V. Braberman, N. Kicillof, A. Olivero, A scenario-matching approach to the description and model checking of real-time properties, IEEE Transactions on Software Engineering 31 (12), 1028-1041
54. H. Kugler, D. Harel, A. Pnueli, Y. Lu, Y. Bontemps, Temporal logic for scenario-based specifications, in: 11th Int. Conf. TACAS05, Springer-Verlag
55. Autili M., Pelliccione P., and Inverardi P. Graphical scenarios for specifying temporal properties. ASE Journal (2007)
56. PSC Project 2005. PSC web site. http://www.di.univaq.it/psc2ba
57. E.M. Clarke, O. Grumberg, D.A. Peled, Model Checking, The MIT Press, Massachusetts Institute of Technology
58. C. André, M.A. Peraldi-Frati, J.P. Rigault, Scenario and property checking of real-time systems using a synchronous approach, in: 4th IEEE Int. Symp. on OO Real-Time Distributed Computing
59. R. Gerth, D. Peled, M. Vardi, P. Wolper, Simple on-the-fly automatic verification of linear temporal logic, Chapman and Hall, p. 318
60. J.R. Büchi, On a decision method in restricted second order arithmetic, in: Proc. of the Int. Congress of Logic, Methodology and Philosophy of Science
61. I. Lee, O. Sokolsky, A graphical property specification language, in: High-Assurance Systems Engineering Workshop, Washington, DC