A 28.5-32-GHz fast settling multichannel PLL synthesizer for 60-GHz WPAN radio

IEEE Transactions on Microwave Theory and Techniques

Volumn 56, Issue 5, 2008, Pages 1234-1246

  Lee, Ja Yol ^b   Lee, Sang Heung ^b   Kim, Haecheon ^b   Yu, Hyun Kyu ^a,b  

^a IEEE

^b Electronics and Telecommunications Research Institute (ETRI)   (South Korea)

Author keywords

60 GHz; Frequency synthesizer; Phase noise; Phase locked loop (PLL); Push push voltage controlled oscillator (VCO); Wireless personal area network (WPAN)

Indexed keywords

CHARGE CARRIERS; FREQUENCY HOPPING; PHASE LOCKED LOOPS; VARIABLE FREQUENCY OSCILLATORS;

WILKINSON POWER COMBINER; WIRELESS PERSONAL AREA NETWORK (WPAN);

WIRELESS LOCAL AREA NETWORKS (WLAN);

EID: 44049083897     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2008.920179     Document Type: Conference Paper

References (37)

1. SCBT Based 60 GHz PHY Proposal,IEEE 802.15-0681-00-003c,IEEE P802.15 Working Group for WPANS, May 3, 2007. [Online]. Available: ftp://ftp.802 wirelessworld.com/15/
2. S. K. Reynolds et al., "Progress toward a low-cost millimeter-wave silicon radio," in Proc. IEEE Custom Integr. Circuits Conf., Oct. 2005. pp. 563-570.
3. D. Cabric et al., "Future wireless systems: UWB, 60 GHz, and Cognitive Radios," in Proc. IEEE Custom Integr. Circuits Conf., Oct. 2005. pp. 793-796.
4. S. K. Reynolds et al., "60 GHz transceiver circuits in SiGe bipolar technology." in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2004, pp. 442-443.
5. W. Winkler et al., "60 GHz transceiver circuits in SiGe: C BiCMOS technology," in Proc. 30th Eur. Solid-State Circuits Conf. Tech. Dig., Sep. 2004, pp. 83-86.
6. B. A. Floyd et al., "SiGe bipolar ttansceiver circuits operating at 60 GHz," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 156-167. Jan. 2005.
7. S. K. Reynolds et al., "A silicon 60-GHz receiver and transmitter chipset for broadband communications," IEEE J. Solid-State Circuits. vol. 41, no. 12, pp. 2820-2831, Dec. 2006.
8. B. Razavi, "A 60-GHz CMOS receiver front-end," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 17-22, Jan. 2006.
9. S. Emami et al., "A highly integrated 60 GHz CMOS front-end receiver," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2007, pp. 190-191.
10. B. Razavi, "A ram-wave CMOS heterodyne receiver with on-chip LO and divider," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2007. pp. 188-189.
11. W. Winkler et al., "A fully integrated BiCMOS PLL for 60 GHz wireless applications," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2005, pp. 406-407.
12. C. Cao and K. K. Oh, "A 50-GHz phase-locked loop in 130-nm CMOS," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2006, pp. 21-24.
13. C. Lee and S. Liu, "A 58-to-60.4 GHz frequency synthesizer in 90 nm CMOS," in IEEE Int. Solid-State Circuits Conf Tech. Dig., Feb. 2007, pp. 196-197.
14. J. Lee, "A 75-GHz PLL in 90-nm CMOS technology," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2007, pp. 432-433.
15. B. A. Floyd, "A 15 to 18-GHz programmable sub-integer frequency synthesizer for a 60 GHz ttansceiver," in IEEE Radio Freq. Integr. Circuits Symp. Dig, Jun. 2007, pp. 529-532.
16. S. Sarkar et al., "Si-based 60 GHz subharmonic mixer for multi-gigabit wireless personal area network application," in IEEE MTT-S Int. Mi-crow. Symp. Dig., Jun. 2006, pp. 1830-1833.
17. R. M. Kodkani and L. E. Larson, "An integrated 50-GHz SiGe sub-harmonic mixer/downconverter with a quadrature ring VCO," in IEEE MTT-S Int. Microw. Symp. Dig., Jun. 2007, pp. 223-226.
18. K. J. Koh et al., "Subharmonically pumped CMOS frequency conversion (Up and Down) circuits for 2-GHz WCDMA direct-conversion transceiver," IEEE J. Solid-State Circuits, vol. 39, no. 6, pp. 871-884, Jun. 2004.
19. D. M. Smith et al., "25-42 GHz GaAs heterojunction bipolar transistor low phase noise push-push VCOs," in IEEE MTT-S Int. Microw. Symp. Dig., Jun. 1989, pp. 725-728.
20. T BJT's," IEEE Microw. Guided Wave Lett., vol. 9, no. 4, pp. 151-153, Apr. 1999.
21. L. Dussopt and G. M. Rebeiz, "A low phase noise silicon 18-GHz push-push VCO," IEEE Microw. Wireless Compon. Lett., vol. 13, no. 1, pp. 4-6, Jan. 2003.
22. B. Razavi, Design of Analog CMOS Integrated Circuits, Int. ed. New York: McGraw-Hill, 2001, pp. 532-576.
23. M. Mansuri et al., "Fast frequency acquisition phase-frequency detectors for gsamples/s phase-locked loops," IEEE J. Solid-State Circuits, vol. 37, no. 10, pp. 1331-1334, Oct. 2002.
24. G. Y. Tak et al., "A 6.3-9-GHz CMOS fast settling PLL for MB-OFDM UWB applications," IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1671-1677, Aug. 2005.
25. W. Rhee, "Design of high-performance CMOS charge-pumps in phase-locked loops," in Proc. IEEE Int. Circuits Syst. Symp., 1999, vol. 2, pp. 545-548.
26. H. Magnusson and H. Olsson, "Design of a high-speed low voltage (1 V) charge-pump for wideband phase-locked loops," in Proc. 10th IEEE Int. Electron., Circuits, Syst. Conf., 2003, vol. 1, pp. 14-17.
27. B. H. Park and P. E. Allen, "A 1 GHz, low-phase-noise CMOS frequency synthesizer with integrated LC VCO fro wireless communications," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 1998, pp. 567-570.
28. T. E. Collins et al., "Design analysis and circuit enhancements for high speed bipolar flip-flops," IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1166-1174, May 2005.
29. T. Copani et al., "A novel prescaler for silicon bipolar multi-gigahertz applications," in IEEE Radio Freq. Integr. Circuits Symp. Dig., Jun. 2004, pp. 595-598.
30. T SiGe technology," in Proc. Eur. Solid-State Circuits Conf. Tech. Dig., Sep. 2003, pp. 349-352.
31. J. H. Conan et al., "Analysis and design of negative impedance LC oscillators using bipolar transistors," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 50, no. 11, pp. 1461-1464, Nov. 2003.
32. max SiGe technology," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2004, pp. 394-395.
33. B. Jung and R. Harjani, "High-frequency LC VCO design using capac-itive degeneration," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2359-2370, Dec. 2004.
34. J. H. Conan, J. Duster, and K. T. Kornegay, "A 25-GHz emitter degenerated LC "VCO," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 2062-2064, Nov. 2004.
35. J. Y. Lee et al., "A 15-GHz 7-channel SiGe: C PLL for 60-GHz WPAN application," in IEEE Radio Freq. Integr. Circuits Symp. Dig., Jun. 2007. pp. 537-540.
36. Y. Sun, S. Glisic, and F. Herzel, "A fully differential 60 GHz receiver front-end with integrated PLL in SiGe: C BiCMOS," in Proc. 1st Eur. Microw. Integr. Circuits Cortf., Sep. 2006, pp. 198-201.
37. T. C. Lee and B. Razavi, "A stabilization technique for phase-locked frequency synthesizers," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 888-894, Jun. 2003.