Efficient algorithm for functional scheduling in hardware/software co-design

Proceedings - 2006 IEEE International Conference on Field Programmable Technology, FPT 2006

Volumn , Issue , 2006, Pages 65-71

  Wu, Jigang ^a   Srikanthan, Thambipillai ^a   Tao, Jiao ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; FUNCTIONAL ANALYSIS; PROBLEM SOLVING;

FUNCTIONAL SCHEDULING; RANDOM GRAPHS;

COMPUTER SOFTWARE;

EID: 43749083057     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2006.270296     Document Type: Conference Paper

References (17)

1. R.K. Gupta, and G.D. Micheli, Hardware-software cosynthesis for digital systems. IEEE Design and Test of Computers, 10(1993) 29-41.
2. R.K. Gupta, C. Coelho, and G. De Micheli. Synthesis and Simulation of Digital Systems Containing Interacting Hardware and Software Components, in Proc. of 29th ACM, IEEE Design Automation Conference, 1992, pp. 225-230.
3. F. Vahid, D. D. Gajski, and J. Gong, A binary-constraint search algorithm, for minimizing hardware during hardware/software partitioning, in Proc. of IEEE/ACM European Design Automation Conference (EDAC), 1994, pp. 214-219.
4. F. Vahid and D. D. Gajski, Clustering for improved system-level functional partitioning, in Proc. 8th IEEE/ACM Int. Symp. System Synthesis, 1995, pp. 28-33.
5. G. Quan, X, Hu and G. W. Greenwood. Preference-driven hierarchical hardware/softwarepartitioning, in Proc. of IEEE Int. conf. on Computer Design, 1999, pp.652-657.
6. R. Niemann and P. Marwedel, An Algorithm for Hardware/Software Partitioning Using Mixed Integer Linear Programming, Design Automation for Embedded Systems, special Issue: Partitioning Methods for Embedded Systems, 2(1997) 165-193.
7. M. Weinhardt, Ingeger Programming for Partitioning in Software Oriented Codesign, Lecture Notes of Computer Science 975, 1995, pp. 227-234.
8. Z. Peng and K.Kuchcinski, An algorithm for partitioning of application specific system, in Proc. of IEEE/ACM European Design Automation conference(EDAC), 1993, pp. 316-321.
9. G. Wang, W. Gong, R. Kastner, A new approach for Task level computational resource Bi-partitioning, in Proc. of Int. Conf. on Parallel and Distributed Computing and Systems (PDCS), 2003.
10. J.I. Hidalgo, J. Lanchares, Functional partitioning for hardware-software codesign using genetic algorithms, EUROMICRO 97. New Frontiers of Information Technology, in Proc. of the 23rd EUROMICRO Conference, 1997, Page(s): 631-638.
11. R. Ernst, J. Henkel, and T. Benner, Hardware-Software Co-synthesis for Micro-controllers, IEEE Design and Test of Computer, No 4, Vol. 10, Page(s): 64-75, 1993
12. J. Harkin, TM. McGinnity, L.P Maguire, Partitioning methodology for dynamically reconfigurable embedded systems, Computers and Digital Techniques, IEE Proceedings, Volume: 147 6, Nov. 2000, Page(s): 391-396.
13. L. Bianco, M. Auguin, G. Gogniat, A. Pegatoquet, A path analysis based partitioning for time constrained embedded systems, in Proc. of the Sixth International Workshop on Hardware/Software Codesign (CODES/CASHE '98), 1998, Page(s): 85-89.
14. V. Srinivasan, S. Govindarajan, R. Vemuri, Fine-grained and coarse-grainedbehavioral partitioning with effective utilization of memory and design space ex-ploration for multi-FPGA architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 9, pp. 140-158, 2001
15. M.R. Garey and D.S. Johnson, Complexity Results for Multiprocessor Scheduling under Resource Constraints. SIAM J. Comput., pages 397-411, 1975.
16. T. Wiangtong, P.Y.K. Cheung, W Luk, Comparing three heuristic search methods for functional partitioning in hardware-software codesign, Design Automation for Embedded Systems, 2002, Vol: 6, Pages: 425-449
17. A. V. Aho, J. E. Hopcroft, and J. D. Ullman, "The design and analysis of computer algorithms", Addison-Wesley, Reading, Mass., 1974.