Interconnect driver design for long wires in field-programmable gate arrays

Proceedings - 2006 IEEE International Conference on Field Programmable Technology, FPT 2006

Volumn , Issue , 2006, Pages 89-96

  Lee, Edmund ^a   Lemieux, Guy ^a   Mirabbasi, Shahriar ^a  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

INTERCONNECTION NETWORKS; SEMICONDUCTOR MATERIALS; SIGNAL PROCESSING; TRANSISTORS;

BUFFERED INTERCONNECT WIRES; CRITICAL-PATH DELAY;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 43449095090     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2006.270299     Document Type: Conference Paper

References (19)

1. G. Lemieux, E. Lee, M. Tom, and A. Yu, "Directional and Single-Driver Wiring in FPGA Interconnect," in Int'l Conference on Field-Programmable Technology, Dec. 2004.
2. M. Lin, A. El Gamal, Y.-C. Lu, and S. Wong, "Performance Benefits of Monolithically Stacked 3D-FPGA," in Int'l Symp. on FPGAs, pp. 113-122, Feb. 2006.
3. D. Lewis et al, "The Stratix II Logic and Routing Architecture," in Int'l Symp. on FPGAs, pp. 14-20, Feb. 2005.
4. V. Adler and E. G. Friedman, "Repeater Insertion to Reduce Delay and Power in RC Tree Structures," in Conference on Signals, Systems & Computers, pp. 749-752, Nov. 1997.
5. V. Adler and E. G. Friedman, "Uniform Repeater Insertion in RC Trees," IEEE Transactions on Circuits and Systems I, vol. 47 no. 10, pp. 1515-1524, 2000.
6. V. Adler and E. G. Friedman, "Repeater Design to Reduce Delay and Power in Resistive Interconnect," IEEE Transactions on Circuits and Systems II, vol. 45 no. 5, pp. 607-616, 1998.
7. C. J. Alpert, J. Hu, S. S. Sapatnekar, and C. N. Sze, "Accurate Estimation of Global Buffer Delay Within a Floorplan," IEEE Trans. on Computer-Aided Design, vol. 25 no. 6, pp. 1140-1146, 2006.
8. K. Banerjee and A. Mehrotra, "A Power-Optimal Repeater Insertion Methodology for Global Interconnects in Nanometer Designs," IEEE Transactions on Electron Devices, vol. 49 no. 11, pp. 2001-2007, 2002.
9. S. Dhar and M. A. Franklin, "Optimum Buffer Circuits for Driving Long Uniform Lines," IEEE J. of Solid State Circuits, vol. 26 no. 1, pp. 32-41, 1991.
10. R. H. J. M. Otten, "Global Wires: Harmful?," in Int'l Symp. on Physical Design, pp. 104-109, April 1998.
11. L. van Ginneken, "Buffer Placement in Distributed RC-tree Networks for Minimal Elmore Delay," IEEE Int'l Symp. on Circuits and Systems, pp. 865-868, May 1990.
12. N. Nassif, M. P. Desai, and D. H. Hall, "Robust Elmore Delay models Suitable for Full Chip Timing Verification of a 600MHz CMOS Microprocessor, " Design Automation Conference, 1998.
13. V. Betz and J. Rose, "Circuit Design, Transistor Sizing and Wire Layout of FPGA Interconnect," in IEEE Custom Integrated Circuits Conference, pp. 171-174, May 1999.
14. V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs: Kluwer Academic Publishers, 1999.
15. G. Lemieux and D. Lewis, Design of Interconnection Networks for Programmable Logic, Kluwer Academic Publishers, 2004.
16. G. Lemieux and D. Lewis, "Circuit Design of Routing Switches," in Int'l Symp. on FPGAs, pp. 19-28, Feb. 2002.
17. S. Sood, M. Greenstreet, R. Saleh, A Novel Interleaved and Distributed FIFO for Source-synchronous Interconnect, VLSI Design and Test Symposium, India, Aug. 2006.
18. E. Lee, Interconnect Driver Design for Long Wires in Field-Programmable Gate Arrays, Masters thesis, Dept. of ECE, University of British Columbia, June 2006.
19. S. Sivaswamy, G. Wang, C. Ababei, K. Bazargan, R. Kastner, and E. Bozorgzadeh, "HARP: Hard-wired Routing Pattern FPGAS," in Int'l Symp. on FPGAs, pp. 21-29, Feb. 2005.