Resource allocation for quality of service provision in multistage buffered crossbar switches

Computer Networks

Volumn 46, Issue 2, 2004, Pages 147-168

  Duan, Qiang ^a   Daigle, John N ^b  

^a UNIVERSITY OF CENTRAL ARKANSAS   (United States)

^b UNIVERSITY OF MISSISSIPPI   (United States)

Author keywords

Buffered crossbar switches; Credit based flow control; Network calculus; Quality of service

Indexed keywords

CREDIT-BASED FLOW CONTROL; MULTISTAGE BUFFERED CROSSBAR SWITCH; NETWORK CALCULUS; TRAFFIC FLOW AGGREGATION;

APPROXIMATION THEORY; BANDWIDTH; COMPUTER ARCHITECTURE; CURVE FITTING; PARAMETER ESTIMATION; RESOURCE ALLOCATION; SWITCHING SYSTEMS; TELECOMMUNICATION TRAFFIC;

CROSSBAR EQUIPMENT;

EID: 4344718899     PISSN: 13891286     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.comnet.2004.03.035     Document Type: Article

References (16)

1. J.L. Boudec, P. Thiran, Network Calculus: A Theory of Deterministic Queueing Systems for the Internet, Lecture Notes in Computer Science, Vol. 2050, Springer, Berlin, 2001.
2. Chuang S., Goel A., McKeown N., Prabhakar B. Matching output queueing with a combined input/output switch. IEEE J. Select. Areas Commun. 17(6):1999;1030-1038.
3. Y. Li, S. Panwar, H.J. Chao, On the performance of a dual round-robin switch, in: Proc. IEEE INFOCOM, 2001.
4. Nabeshima M. Performance evaluation of a combined input and crosspoint queued switch. IEICE Trans. Commun. E83-B(3):2000.
5. T. Javidi, R. Magill, T. Hrabik, A high-throughput scheduling algorithm for a buffered crossbar switch fabric, in: Proc. Int. Conf. on Communication, 2001.
6. K. Yoshigoe, K.J. Christensen, A parallel-polled virtual output queued switch with a buffered crossbar, in: Proc. the 2001 Workshop on High Performance Switching and Routing, March 2001.
7. D.C. Stephens, H. Zhang, Implementing distributed packet fair queueing in a scalable switch architecture, in: Proc. IEEE INFOCOM, 1998.
8. R. RojasCessa, E. Oki, Z. Jing, H.J. Chao, CIXB-1: Combined input-one-cell-crosspoint buffered switch, in: Proc. the 2001 Workshop on High Performance Switching and Routing (HPSR2001).
9. R. Rojas, E. Oki, H.J. Chao, CIXB-k combined input-crosspoint-output buffered packet switch, in: Proc. GLOBCOM 2001.
10. Francini A., Chiussi F.M. Providing QoS guarantee to unicast and multicast flows in multistage packet switches. IEEE J. Select. Areas Commun. 20(8):2002;1589-1601.
11. Francini A., Chiussi F.M. A distributed scheduling architecture for scalable packet switches. IEEE J. Select. Areas Commun. 18(10):2002;2665-2683.
12. Chan M.C., To P.P., Lee T.T. Providing per-session deterministic quality of service guarantees in cross-path packet switch. Comput. Networks. 38(1):2002;1-23.
13. F.H.P. Fizek, M. Reisslein, MPEG-4 and H.263 video traces for network performance evaluation, TKN Technical Report TKN-00-06, October 2000.
14. Cruz R.L. Quality of service guarantees in virtual circuit switched networks. IEEE J. Select. Areas Commun. 13(6):1995;1048-1056.
15. Stiliadis D., Varma A. Latency-rate servers: a general model for analysis of traffic scheduling algorithms. IEEE/ACM Trans. Networking. 6(5):1998;611-624.
16. Butto M., Cavallero E., Tonietti A. Effectiveness of the leaky bucket policing mechanisms in ATM networks. IEEE J. Select. Areas Commun. 9(4):1991;335-342.