Graphics for the masses: A hardware rasterization architecture for mobile phones

ACM Transactions on Graphics

Volumn 22, Issue 3, 2003, Pages 801-808

  Akenine Möller, Tomas ^a   Ström, Jacob ^b  

^a CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

^b Ericsson Research

Author keywords

Culling; Graphics hardware; Mobile phone; Multisampling; Texture filtering

Indexed keywords

ENERGY-CONSUMING OPERATIONS; HARDWARE RASTERIZATION; HIGH QUALITY RENDERING; SOFTWARE SIMULATIONS;

BANDWIDTH; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SIMULATION; COSTS; ELECTRIC POWER UTILIZATION; MOBILE TELECOMMUNICATION SYSTEMS; OPTICAL RESOLVING POWER;

COMPUTER GRAPHICS;

EID: 4344702281     PISSN: 07300301     EISSN: 07300301     Source Type: Conference Proceeding    
DOI: 10.1145/882262.882348     Document Type: Conference Paper

References (18)

1. AKENINE-MÖLLER, T., AND HAINES, E. 2002. Real-Time Rendering. AK Peters Ltd.
2. COX, M., AND HANRAHAN, P. 1993. Pixel Merging for Object-Parallel Rendering: a Distributed Snooping Algorithm. In Symposium on Parallel Rendering, ACM SIGGRAPH, 49-56.
3. FROMM, R., PERISSAKIS, S., CARDWELL, N., KOZYRAKIS, C., MCCAUGHY, B., PATTERSON, D., ANDERSON, T., AND YELICK, K. 1997. The Energy Efficiency of IRAM Architectures. In 24th Annual International Symposium on Computer Architecture, ACM/IEEE, 327-337.
4. GREENE, N., KASS, M., AND MILLER, G. 1993. Hierarchical Z-Buffer Visibility, In Proceedings of ACM SIGGRAPH 93, ACM Press/ACM SIGGRAPH, New York, J. Kajiya, Ed., Computer Graphics Proceedings, Annual Conference Series, ACM, 231-238.
5. HAKURA, Z. S., AND GUPTA, A. 1997. The Design and Analysis of a Cache Architecture for Texture Mapping. In 24th International Symposium of Computer Architecture, ACM/IEEE, 108-120.
6. IGEHY, H., ELDRIDGE, M., AND PROUDFOOT, K. 1998. Prefetching in a Texture Cache Architecture. In Workshop on Graphics Hardware, ACM SIGGRAPH/Eurographics.
7. KELLEHER, B. 1998. PixelVision Architecture. Tech. rep., Digital Systems Research Center, no. 1998-013, October.
8. KLEIN, A., LI, W., KAZHDAN, M., CORRÊA, W., FINKELSTEIN, A., AND FUNKHOUSER, T. 2001. Non-Photorealistic Virtual Environments. In Proceedings of SIGGRAPH 2000, ACM Press/ACM SIGGRAPH, New York, E. Fiume, Ed., Computer Graphics Proceedings, Annual Conference Series, ACM, 527-534.
9. LATHROP, O., KIRK, D., AND VOORHIES, D. 1990. Accurate Rendering by Subpixel Addressing. IEEE Computer Graphics and Applications 10, 5 (September), 45-53.
10. MCCABE, D., AND BROTHERS, J. 1998. DirectX 6 Texture Map Compression. Game Developer Magazine 5, 8 (August), 42-46.
11. MCCORMACK, J., AND MCNAMARA, R. 2000. Tiled Polygon Traversal Using Half-Plane Edge Functions. In Workshop on Graphics Hardware, ACM SIGGRAPH/Eurographics.
12. MCCORMACK, J., MCNAMARA, B., GIANOS, C., SEILER, L., JOUPPI, N. P., CORELL, K., DUTTON, T., AND ZURAWSKI, J. 1999. Implementing Neon: A 256-Bit Graphics Accelerator. IEEE Micro 19, 2 (March/April), 58-69.
13. MOREIN, S. 2000. ATI Radeon HyperZ Technology. In Workshop on Graphics Hardware, Hot3D Proceedings, ACM SIGGRAPH/Eurographics.
14. NVIDIA. 2001. HRAA: High-Resolution Antialiasing Through Multisampling. Tech. rep.
15. PINEDA, J. 1988. A Parallel Algorithm for Polygon Rasterization. In Computer Graphics (Proceedings of ACM SIGGRAPH 88), ACM, 17-20.
16. SHIRLEY, P. 1990. Physically Based Lighting Calculations for Computer Graphics. PhD thesis, University of Illinois at Urbana Champaign.
17. WILLIAMS, L. 1983. Pyramidal Parametrics. In Computer Graphics (Proceedings of ACM SIGGRAPH 83), ACM, 1-11.
18. WOO, R., YOON, C., KOOK, J., LEE, S., AND YOO, H. 2002. A 120-mW 3-D Rendering Engine With a 6-Mb Embedded DRAM and 3.2 GB/s Runtime Reconfigurable Bus for PDA Chip. IEEE Journal of Solid-State Circuits 37, 19 (October), 1352-1355.