A placement algorithm for implementation of analog LSI/VLSI systems

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 5, Issue , 2004, Pages

  Zhang, Lihong ^a   Raut, Rabin ^a   Jiang, Yingtao ^b  

^a Gina Cody School of Engineering and Computer Science   (Canada)

^b UNIVERSITY OF NEVADA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASPECT RATIO; AUTOMATION; BENCHMARKING; COMPUTER SIMULATION; CORRELATION METHODS; GENETIC ALGORITHMS; INTEGRATED CIRCUITS; OPTIMIZATION; SIMULATED ANNEALING; VLSI CIRCUITS;

DESIGN COMPLEXITY; DIGITAL LAYOUT DESIGNS; GENETIC ALGORITHMS (GA); SIMULATED ANNEALING (SA);

LSI CIRCUITS;

EID: 4344692618     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. R. A. Rutenbar and J. Cohn, "Layout Tools for Analog ICs and Mixed-signal SoCs: a Survey," Proc. International Symposium on Physical Design, pp. 76-83, 2000.
2. John M. Cohn, David J.Garrod, Rob A.Rutenbar, and L.Richard Carley, Analog Device-level Layout Automation, Boston: Kluwer Academic Publishers, 1994.
3. K. Lampaert, G. Gielen, and W. Sansen, Analog Layout Generation for Performance and Manufacturability, Boston: Kluwer Academic Publishers, 1999.
4. J. Rijmenants, J. B. Litsios, T. R. Schwarz, and M. G. R. Degrauwe, "ILAC: An Automated Layout Tool for Analog CMOS Circuits," IEEE J. Solid-State Circuits, vol. 24, no. 2, pp. 417-425, Apr. 1989.
5. D. F. Wong, H. W. Leong, and C. L. Liu, Simulated Annealing for VLSI Design, Boston: Kluwer Academic Publisher, 1988.
6. P. Mazumder and E. M. Rudnick, Genetic Algorithms (for VLSI Design, Layout & Test Automation), Now York: Prentice Hall PTR, 1999.
7. H. Chan, P. Mazumder, and K. Shahookar. "Macro-cell and Module Placement by Genetic Adaptive Search with Bitmap-represented Chromosome," Integration, the VLSI Journal, pp. 49-77, Dec. 1991.
8. K. Handa and S. Kuga, "Polycell Placement for Analog LSI Chip Designs by Genetic Algorithms and Tabu Search," Proc. IEEE Conference on Evolutionary Computation, vol. 2, pp. 716-721, 1995.
9. H. Esbensen and P. Mazumder, "SAGA: A Unification of the Genetic Algorithm with Simulated Annealing and Its Application to Macro-Cell Placement," Proc. 7th International Conference on VLSI Design, pp. 211-214, 1994.
10. L. Zhang and U. Kleine, "A Genetic Approach to Analog Macro-cell Placement with Bit-matrix Representation," Proc. 2nd Joint Symposium on Opto- & Microelectronic Device and Circuits, pp. 173-178, March 2002.
11. L. Zhang and U. Kleine, "An Automatic Layout Design Aid for Analog Integrated Circuits," Proc. 7. GMM/ITG Diskussionssitzung "Analog '03, pp. 109-114, Sept. 2003.
12. G. Taguchi, Taguchi Methods: Research and Development, Quality Engineering Series, vol. 1, Spiral-bound, 1993.