A fully symmetrical sense amplifier for non-volatile memories

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 2, Issue , 2004, Pages

  Bedeschi, F ^a   Bonizzoni, E ^b   Khouri, O ^a   Resta, C ^a   Torelli, G ^b  

^a STMICROELECTRONICS   (Italy)

^b UNIVERSITY OF PAVIA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ARRAYS; ELECTRIC POTENTIAL; MAGNETIC STORAGE; PHASE CHANGING CIRCUITS; RANDOM ACCESS STORAGE; SEMICONDUCTOR MATERIALS; TOPOLOGY; TRANSISTORS;

PHASE CHANGE MEMORIES (PCM); PHASE CONVERSIONS; SENSE AMPLIFIERS (SA);

AMPLIFIERS (ELECTRONIC);

EID: 4344670307     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. M. Durlam, P. Naji, M. De Herrera, S. Teherani, G. Kerszykowski, and K. Kyler, "Nonvolatile RAM based on magnetic tunnel junction elements", IEEE Solid-State Circwto Conference Dig. Tech. Pap., pp. 130-131, Feb. 2000.
2. S. Tyson, G. Wicker, T. Lowrey, S. Hudgens, and K. Hunt, "Nonvolatile, high density, high performance phase-change memory", Proc. IEEE Aerospace Conference, vol. 5, pp. 385-390, March 2000.
3. M. Gill, T. Lowrey, and J. Park, "Ovonic Unified Memory - High performance nonvolatile memory technology for stand-alone memory and embedded applications", IEEE Solid-State Circuits Conference Dig. Tech. Pap., vol. 1, pp. 202-459, Feb. 2002.
4. G. Torelli and P. Lupi "An improved method for programming a word-erasable EEPROM", Alta Frequenza, vol. LII, pp. 487-494, Nov./Dec. 1983.
5. V. N. Kynett, M. L. Fandrich, J. Anderson, P. Dix, O. Jungroth, J. A. Kreifels, R. A. Lodenquai, B. Vajdic, S. Wells, M. D. Winston, and L. Yang, "A 90-ns one-million erase/program cycle 1 -Mbit Flash memory", IEEE Journal of Solid-State Circuits, vol. 24, no. 5, pp. 1259-1264, Oct. 1989.
6. M. Bauer, R. Alexis, G. Atwood, B. Baltar, A. Fazio, K. Frary, M. Hensel, M. Ishac, J. Javanifard, M. Landgraf, D. Leak, K. Loe, D. Mills, P. Ruby, R. Rozman, S. Sweha, S. Talreja, and K. Wojciechowski, "A multilevel-cell 32 Mb Flash Memory", IEEE Solid-State Circuits Conference Dig. Tech. Pap, pp. 132-133, Feb. 1995.
7. R. Gastaldi, D. Novosel, M. Dallabora, and G. Casagrande, "A 1-Mbit CMOS EPROM with enhanced verification", IEEE Journal of Solid-State Circuits, vol. 23, no. 5, pp. 1150-1156, Oct. 1988.
8. A.A.M. Amin, "Design and analysis of a high-speed sense amplifier for single-transistor nonvolatile memory cells", IEE Proceedings-G, vol. 140, no. 2, pp. 117-122, April 1993.
9. J.A. Bell, J.W. Bruce, B.J. Blalock, P.A. Stubberad, "CMOS current mode flash analog to digital converter", Proc. IEEE Midwest Symposium on Circuits and Systems 2001, vol. 1, pp. 272-275, Aug. 2001.
10. B. Razavi, Principles of Data Converter System Design, Piscataway, IEEE Press, 1995.
11. L. G. Heller, W. R. Griffin, "Cascode voltage switch logic: a differential CMOS logic family", IEEE Solid-State Circuits Conference Dig. Tech. Pap., vol. 1, pp. 16-17, Feb. 1984.