Duty cycle control circuit and applications to frequency dividers

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 3, Issue , 1999, Pages 1619-1622

  Chow, Hwang Cherng ^a,b  

^a CHANG GUNG UNIVERSITY   (Taiwan)

^b INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCKS; ELECTRIC CLOCKS; FREQUENCY DIVIDING CIRCUITS; VIBRATORS;

CLOCK SIGNAL; DUTY-CYCLE CONTROL CIRCUITS; EDGE DETECTORS; FREQUENCY DIVIDERS; MONOSTABLE-MULTIVIBRATORS; NOVEL DESIGN; OUTPUT SIGNAL; RECTANGULAR PULSE;

OPERATIONAL AMPLIFIERS;

EID: 4344644610     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.1999.814483     Document Type: Conference Paper

References (12)

1. R. E. Best, "Phase locked loops,", McGraw Hills, 1984.
2. I. A. Young et al., "A PLL clock generator with 5 to 110 MHz of lock range for microprocessors," IEEE J. Solid-State Circuits, vol. 27, pp. 1599-1607, Nov. 1992.
3. D.-L. Chen, "Designing on-chip clock generators," IEEE Circuits and Devices Magazine, pp. 32-36, 1992.
4. D.-K. Jeong el al., "Design of PLL-based clock generation circuits," IEEE .I. Solid-state Circuits, vol. 22, pp. 255-261, Apr. 1987.
5. R. F. Bitting and W. P. Repasky, "A 30-128 MHz frequency synthesizer standard cell," in Proc. IEEECustom Integrated Circuits Conf., pp. 24.1.1-24.1.6, May, 1992.
6. I. Novof et al., "Fully-integrated CMOS phase-locked loop with 15-240 MHz locking range and +/-50 ps jitter," in hoc. IEEE Int. Solid-State Circuit Conf., pp. 112-1 13, Jan. 1995.
7. D. Mijuskavic et al., "Cell-based fully integrated CMOS frequency synthesizers," IEEE J. Solid-State Circuits, vol. 29, pp. 271-280, Mar. 1994.
8. J. Alvareze et al., "A wide-baridwidth low-voltage PLL for power PC roicroprocessors," IEEE J. Solid-State Circuits, vol. 30, pp, 383-392, Apr. 1995.
9. R. R. Rasmusscn, "High frequency CMOS VCO with gain constant and duty cycle compensation," US Patent# 5,061,907, Oct. 1991.
10. A. 1-1. Atriss et al., "Voltagc controlled oscillator having 50% duty cycle clock," US Patent# 5,081,428, Jan. 1992.
11. J. E. Gersbach et al., "Ring oscillator circuit having output with fifty percent duty cycle," US Patent# 5,485,126, Jan. 1996.
12. R. Shankar and A. S. Leno, "N+1 frequency divider counter and method therefor," US Patent# 5,526,391, June 1996.