메뉴 건너뛰기




Volumn 2, Issue , 2004, Pages

Memory-based low density parity check code decoder architecture using loosely coupled two data-flows

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CODE DIVISION MULTIPLE ACCESS; DATA STORAGE EQUIPMENT; ERRORS; MATRIX ALGEBRA; PROBLEM SOLVING; TURBO CODES; VLSI CIRCUITS;

EID: 4344637836     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (1)

References (11)
  • 1
    • 84925405668 scopus 로고
    • Low density parity check codes
    • Jan.
    • R. G. Gallager, "Low density parity check codes," IRE Trans. Info. Theory, pp. 533-547, Jan. 1962.
    • (1962) IRE Trans. Info. Theory , pp. 533-547
    • Gallager, R.G.1
  • 2
    • 0033099611 scopus 로고    scopus 로고
    • Good error-correcting codes based on very sparse matrices
    • Mar.
    • D. J. C. Mackay, "Good error-correcting codes based on very sparse matrices," IEEE Trans. Info. Theory, pp. 399-431, Mar. 1999.
    • (1999) IEEE Trans. Info. Theory , pp. 399-431
    • Mackay, D.J.C.1
  • 3
    • 0035248618 scopus 로고    scopus 로고
    • On the design of low-density parity-check codes within 0.0045 db of the Shannon limit
    • Feb.
    • S. Chung, D. Forney, T. Richardson, and R. Urbanke, "On the design of low-density parity-check codes within 0.0045 db of the Shannon limit," IEEE Comm. Letters, pp. 58-60, Feb. 2001.
    • (2001) IEEE Comm. Letters , pp. 58-60
    • Chung, S.1    Forney, D.2    Richardson, T.3    Urbanke, R.4
  • 4
    • 0036504121 scopus 로고    scopus 로고
    • A 690-mW 1-Gb/s, Rate-1/2 low-density parity-check code decoder
    • Mar.
    • Andrew J. Blanksby and Chris J. Rowland, "A 690-mW 1-Gb/s, Rate-1/2 low-density parity-check code decoder," IEEE J. of Solid-State Circuits, pp. 404-412, Mar. 2002.
    • (2002) IEEE J. of Solid-state Circuits , pp. 404-412
    • Blanksby, A.J.1    Rowland, C.J.2
  • 5
    • 0035294983 scopus 로고    scopus 로고
    • VLSI architectures for iterative decoders in magnetic recording channels
    • Mar.
    • Engling Yeo, Payam Pakzad, Borivoje Nikolić and Venkat Anantharam, "VLSI Architectures for Iterative Decoders in Magnetic Recording Channels," IEEE Trans. Magnetics, pp. 748-755, Mar. 2001.
    • (2001) IEEE Trans. Magnetics , pp. 748-755
    • Yeo, E.1    Pakzad, P.2    Nikolić, B.3    Anantharam, V.4
  • 7
    • 0034291648 scopus 로고    scopus 로고
    • Gallager codes for CDMA applications - Part I: Generalizations, constructions and performance bounds
    • Oct.
    • Vladislav Sorokine, Frank R. Kschischang and Subbarayan Pasupathy, "Gallager codes for CDMA applications - Part I: Generalizations, constructions and performance bounds," IEEE Trans. Communications, pp. 1660-1668, Oct. 2000.
    • (2000) IEEE Trans. Communications , pp. 1660-1668
    • Sorokine, V.1    Kschischang, F.R.2    Pasupathy, S.3
  • 8
    • 0036208207 scopus 로고    scopus 로고
    • LDPC-based space-time coded OFDM systems over correlated fading channels: Performance analysis and receiver design
    • Jan.
    • Ben Lu, Xiaodong Wang and Krishna R. Narayanan, "LDPC-based space-time coded OFDM systems over correlated fading channels: Performance analysis and receiver design," IEEE Trans. Communications, pp. 74-88, Jan. 2002.
    • (2002) IEEE Trans. Communications , pp. 74-88
    • Lu, B.1    Wang, X.2    Narayanan, K.R.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.