|
Volumn 2, Issue , 2004, Pages
|
Memory-based low density parity check code decoder architecture using loosely coupled two data-flows
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ALGORITHMS;
CODE DIVISION MULTIPLE ACCESS;
DATA STORAGE EQUIPMENT;
ERRORS;
MATRIX ALGEBRA;
PROBLEM SOLVING;
TURBO CODES;
VLSI CIRCUITS;
BIPARTITE GRAPH;
DATA FLOW;
LOW DENSITY PARITY CHECK (LDPC);
MESSAGE PASSING ALGORITHMS;
DECODING;
|
EID: 4344637836
PISSN: 02714310
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (1)
|
References (11)
|