Symmetry and reduced symmetry in model checking

ACM Transactions on Programming Languages and Systems

Volumn 26, Issue 4, 2004, Pages 702-734

  Sistla, A Prasad ^a,c   Godefroid, Patrice ^b  

^a UNIVERSITY OF ILLINOIS AT CHICAGO   (United States)

^b LUCENT TECHNOLOGIES   (United States)

^c 1120 Science and Engineering Offices   (United States)

Author keywords

Formula decomposition; Model checking algorithms and tools; State space explosion; Symmetry reductions; Temporal logics

Indexed keywords

FORMULA DECOMPOSITION; MODEL CHECKING; STATE SPACE EXPLOSION; SYMMETRY REDUCTIONS; TEMPORAL LOGIC;

ALGORITHMS; COMPUTER AIDED ANALYSIS; COMPUTER SIMULATION; COMPUTER SOFTWARE; FORMAL LOGIC;

COMPUTER PROGRAMMING LANGUAGES;

EID: 4344617683     PISSN: 01640925     EISSN: None     Source Type: Journal    
DOI: 10.1145/1011508.1011511     Document Type: Review

References (17)

1. CLARKE, E. M., EMERSON, E. A., AND SISTLA, A. F. 1986. Automatic verification of finite-state concurrent systems using temporal logic specifications. ACM Trans. Program. Lang. Syst. 8, 2, 244-263.
2. CLARKE, E. M., FILKORN, T., AND JHA, S. 1993. Exploiting symmetry in temporal logic model checking, In Proceedings of the 5th International Conference on Computer Aided Verification. Springer-Verlag, New York, 450-462.
3. CLARKE, E. M. AND JHA, S. 1995. Symmetry and induction in model checking. Lecture Notes in Computer Science, vol. 1000, Springer-Verlag, New York.
4. EMERSON, E. A., 1990. Temporal and modal logic. In Handbook of Theoretical Computer Science, J. van Leeuwen, Ed. Vol. B. Elsevier Science Publishers, Amsterdam, The Netherlands, 996-1072.
5. EMERSON, E., HAVLICEK, J., AND TREFLER, R. 2000. Virtual symmetry reduction. In Proceeding of the 15th Symposium on Logic in Computer Science (LICS' 00). IEEE, Computer Society Press, Los Alamitos, Calif., 121-131.
6. EMERSON, E. A. AND LEI, C.-L. 1987. Modalities for model checking: Branching time strikes back. In Conference Record of the 14th ACM Symposium on Principles of Programming Languages (POPL). ACM, New York, 84-96.
7. EMERSON, P. A. AND SISTLA, A. P. 1996. Symmetry and model checking. Form. Meth. Sys. Desi.: An Int. J. 9, 1/2 (Aug.), 105-131.
8. EMERSON, E. A. AND SISTLA, A. P. 1997. Utilizing symmetry when model-checking under fairness assumptions: An automata-theoretic approach. ACM Trans. Prog. Lang. Sys. 19, 4 (July), 617-638.
9. EMERSON, E. A. AND TREFLER, R. J. 1999. From asymmetry to full symmetry: New techniques for symmetry reduction in model checking. In Proceedings of the Conference on Correct Hardware Design and Verification Methods. 142-156.
10. GODEFROID, P. 1999. Exploiting symmetry when model-checking software. In FORTE, J. Wu, S. T. Chanson, and Q. Gao, Eds. IFIP Conference Proceedings, vol. 156. Kluwer.
11. GYURIS, V. AND SISTLA, A. P. 1999. On-the-fly model checking under fairness that exploits symmetry. Form. Meth. Sys. Desi.: An Int. J. 15, 3 (Nov.), 217-238.
12. IEEE. 1995. IEEE Standard for High Performance Serial Bus. IEEE Standard 1394. Institution of Eletrical and Eletronic Engineering.
13. IP, C. N. AND DILL, D. L. 1993. Better verification through symmetry. In Computer Hardware Description Languages and their Applications, D. Agnew, L. Claesen, and R. Camposano, Eds. Elsevier Science Publishers B.V., Amsterdam, (Ottawa, Ont., Canada). Netherland. 87-100.
14. KURSHAN, R. P. 1994. Computer-Aided Verification of Coordinating Processes: The Automata-Theoretic Approach. Princeton University Press, Princeton, N. J.
15. SIGHIREANU, M. AND MATEESCU, R. 1999. Validation of the link layer protocol of the IEEE-1394 serial bus ("firewire"): an experiment with E-LOTOS.
16. SISTLA, A. P. AND GODEFROID, P. 2001. Symmetry and reduced symmetry in model checking. In Lecture Notes in Computer Science, Springer-Verlag, New York, 2102
17. SISTLA, A. P., GYURIS, V., AND EMERSON, E. A. 2000. SMC: a symmetry-based model checker for verification of safety and liveness properties. ACM Trans. Soft. Eng. Meth. 9, 2 (Apr.), 133-166.