|
Volumn 90, Issue 11, 2003, Pages 40-45
|
Designs for minimizing resistive substrate effects on wafer metallization
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ELECTROLYTE CONDUCTIVITY;
RESISTIVE SUBSTRATE EFFECTS;
WAFER METALLIZATION;
ANODES;
BOUNDARY ELEMENT METHOD;
COMPUTER SIMULATION;
COPPER;
ELECTRIC CONDUCTIVITY;
ELECTRIC FIELDS;
ELECTROLYSIS;
ELECTROLYTES;
ELECTROLYTIC CELLS;
SEMICONDUCTOR MATERIALS;
SUBSTRATES;
VOLTAGE CONTROL;
ELECTROPLATING;
|
EID: 4344612140
PISSN: 03603164
EISSN: None
Source Type: Trade Journal
DOI: None Document Type: Article |
Times cited : (14)
|
References (9)
|