메뉴 건너뛰기




Volumn 1, Issue , 2004, Pages

Adaptive log domain filters using floating gate transistors

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE FILTERING; ADAPTIVE SYSTEMS; AMPLIFIERS (ELECTRONIC); COMPUTER SIMULATION; FIR FILTERS; GATES (TRANSISTOR); HIGH PASS FILTERS; IIR FILTERS; MOS CAPACITORS; SIGNAL PROCESSING; TOPOLOGY; TRANSFER FUNCTIONS; TUNING;

EID: 4344606658     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (6)

References (7)
  • 7
    • 0036294819 scopus 로고    scopus 로고
    • A simulation model for floating-gate mos synapse transistors
    • presented at
    • Rahimi, K., Diorio, C., Hernandez, C., et al., "A Simulation Model for Floating-Gate Mos Synapse Transistors," presented at ISCAS, 2002.
    • (2002) ISCAS
    • Rahimi, K.1    Diorio, C.2    Hernandez, C.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.