TSB: A DVS algorithm with quick response for general purpose operating systems

Journal of Systems Architecture

Volumn 54, Issue 1-2, 2008, Pages 1-14

  Seo, Euiseong ^a   Park, Seonyeong ^a   Kim, Jinsoo ^a   Lee, Joonwon ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

DVS algorithm; Dynamic voltage scaling; General purpose operating system; Low power techniques

Indexed keywords

COMPUTER OPERATING SYSTEMS; ENERGY EFFICIENCY; PROGRAM PROCESSORS; VOLTAGE CONTROL;

DVS ALGORITHM; DYNAMIC VOLTAGE SCALING; GENERAL PURPOSE OPERATING SYSTEM; LOW-POWER TECHNIQUES;

ALGORITHMS;

EID: 42949175555     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sysarc.2007.03.006     Document Type: Article

References (17)

1. K. Flautner, T. Mudge, Vertigo: automatic performance-setting for Linux, in: Proceedings of the 5th Symposium on Operating System Design and Implementation, 2002, pp. 105-116.
2. J.R. Lorch, A.J. Smith, Operating system modifications for task-based speed and voltage scheduling, in: Proceedings of the First International Conference on Mobile Systems, Applications, and Services, 2003, pp. 215-229.
3. W. Yuan, K. Nahrstedt, Energy-efficient soft real-time CPU scheduling for mobile multimedia systems, in: Proceedings of the Nineteenth Symposium on Operating System Principle, 2003, pp. 149-163.
4. K. Choi, R. Soma, M. Pedram, Fine-grained dynamic voltage and frequency scaling for precise energy and performance trade-off based on the ratio of off-chip access to on-chip computation times, in: Proceedings of Design, Automation and Test in Europe Conference and Exhibition, vol. I, 2004, pp. 4-10.
5. P. Pillai, K.G. Shin, Real-time dynamic voltage scaling for low-power embedded operating systems, in: Proceedings of the 18th ACM Symposium on Operating Systems Principles, 2001, pp. 89-102.
6. M. Weiser, B. Welch, A. Demers, S. Shenker, Scheduling for reduced CPU energy, in: Proceedings of the First Symposium on Operating Systems Design and Implementation, 1994, pp. 13-23.
7. T. Pering, T. Burd, R. Brodersen, The simulation and evaluation of dynamic voltage scaling algorithms, in: Proceedings of the International Symposium on Low Power Electronics and Design, 1998, pp. 76-81.
8. V. Pallipadi, Enhanced Intel speedstep technology and demand-based switching on Linux, Intel Developer Service.
9. D. Grunwald, P. Levis, K.I. Farkas, C.B. Morrey III, M. Neufeld, Policies for dynamic clock scheduling, in: Proceedings of the 4th Symposium on Operating System Design and Implementation, 2000, pp. 73-86.
10. Burd T.D., Pering T.A., Stratakos A.J., and Brodersen R. A dynamic voltage scaled microprocessor system. IEEE Journal of Solid-State Circuits 35 11 (2000) 1571-1580
11. Gochman S., Ronen R., Anati I., Berkovits A., Kurts T., Naveh A., Saeed A., Sperber Z., and Valentine R.C. The Intel Pentium M processor: microarchitecture and performance. Intel Technology Journal 7 2 (2003) 21-36
12. C. Thompson, CPUSpeed, http://carlthompson.net/Software/CPUSpeed.
13. Microsoft Corporation, Microsoft windows native processor performance control, Microsoft WHDC.
14. Mun K., Kim D., Kim D., and Park C. dDVS: an efficient dynamic voltage scaling algorithm based on the differential of CPU utilization. Lecture Notes in Computer Science 3189 (2004) 160-169
15. A. Miyoshi, C. Lefurgy, E.V. Hensbergen, R. Rajamony, R. Rajkumar, Critical power slope: understanding the runtime effects of frequency scaling, in: Proceedings of the 16th Annual International Conference on Supercomputing, 2002, pp. 35-44.
16. V. Palladi, A. Starikovskiy, The ondemand governor: past, present and future, in: Proceedings of Linux Symposium, vol. 2, 2006, pp. 223-238.
17. T. Bray, Bonnie, http://www.textuality.com/bonnie.