|
Volumn 7, Issue , 2006, Pages 3223-3228
|
Power and area efficient VLSI architectures for communication signal processing
a a a |
Author keywords
Adaptive signal processing; Architecture; Circuit synthesis; Design methodology; Matrix decomposition; MIMO systems
|
Indexed keywords
ELECTRIC NETWORK ANALYSIS;
LOGIC DESIGN;
SIGNAL PROCESSING;
ADAPTIVE SIGNAL PROCESSING;
CIRCUIT SYNTHESIS;
MATRIX DECOMPOSITION;
MIMO SYSTEMS;
|
EID: 42549118570
PISSN: 05361486
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ICC.2006.255303 Document Type: Conference Paper |
Times cited : (12)
|
References (9)
|