Design for efficiency improvement and future prediction in multi chip module for DC-DC converter

PESC Record - IEEE Annual Power Electronics Specialists Conference

Volumn , Issue , 2006, Pages

  Kawaguchi, Yusuke ^a   Kawano, Tomohiro ^a   Ono, Syotaro ^a   Nakagawa, Akio ^a   Takei, Hiroshi ^a  

^a TOSHIBA CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

MULTI CHIP MODULE; PARASITIC INDUCTANCE;

CONVERSION EFFICIENCY; MOSFET DEVICES;

DC MACHINERY;

EID: 42449106170     PISSN: 02759306     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PESC.2006.1711876     Document Type: Conference Paper

References (7)

1. M. Darwish et al. Proceedings of ISPSD 2003 pp. 24-27
2. L. Ma et al. Proceedings of ISPSD 2003 pp. 354-357
3. Y. Kawaguchi et al. Proceedings of IPEC 2005 pp. 965-970
4. J. Baliga IEEE Electron Device Lett. Vol. 10 pp455-457, 1989
5. A. Nakagawa et. al., IEEJ Journal,Vol.125, p.758(2005) also to appear in Proc. of MIEL 2006
6. G. Deboy et al. IEDM Tech. Digest, p. 683-685, 1998
7. Y. Sugawara Proceedings of ISPSD 2003 pp. 10-18M. Young, The Techincal Writers Handbook. Mill Valley, CA: University Science, 1989.