Warp as a machine for low-level vision

Proceedings - IEEE International Conference on Robotics and Automation

Volumn , Issue , 1985, Pages 790-800

  Gross, Thomas ^a   Kung, H T ^a   Lam, Monica ^a   Webb, Jon ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ROBOTICS; SYSTOLIC ARRAYS;

DEGREE OF SIMILARITY; INTERPROCESSORS; LOW-LEVEL VISION; PROGRAMMING TOOLS; TWO WAYS; USER MODELS;

COMPUTER ARCHITECTURE;

EID: 4243083875     PISSN: 10504729     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ROBOT.1985.1087229     Document Type: Conference Paper

References (18)

1. Arnould, E, Kung, H.T., Menzilcioglu, O., and Sarocky, K. A Systolic Array Computer. Proceedings of ICASSP 85, IEEE, March, 1985.
2. Ballard, D. H. and Brown, D.M. Computer Vision. Prentice-Hall, 1982. pp. 123-31
3. Batcher, K.E. "Bit-serial Parallel Processing Systems." IEEE Trans. Computer C-31, 5 (May 1982), 377-384.
4. Davidson, S., Landskov, D., Shriver, B.D., and Mallett, P.W. "Some Experiments in Local Microcode Compaction for Horizontal Machines." IEEE Trans, on Computers C-30, 7 (July 1981), 460-477.
5. Dew, P. and Chang, C.H. Passive Navigation by a Robot on the CMU Warp Machine. Internal report, Department of Computer Science, Carnegie-Mellon University, Aug. 1984.
6. Fisher, J.A. "Trace Scheduling: A Technique for Global Microcode Compaction." IEEE Trans, on Computers C-30, 7 (July 1981), 478-490.
7. Hockney, R.W. and Jesshope C.R. Parallel Computers. Adam Hilger Ltd., Bristol, U.K., 1981.
8. Kogge, P.M. The Architecture of Pipelined Computers. McGraw Hill, New York, 1981.
9. Kung, H.T. "Why Systolic Architectures?" Computer Magazine 15. 1 (Jan. 1982), 37-46.
10. Kung, H.T. Systolic Algorithms for the CMU Warp Processor. Proceedings of the Seventh International Conference on Pattern Recognition, International Association for Pattern Recognition, 1984, pp. 570-577.
11. Lim, H.S. and Binford, T.O. Survey of Array Processors. Proceedings: ARPA Image Understanding Workshop, New Orleans, Oct., 1984, pp. 334-343.
12. Marr, D. Vision: A Computational Investigation into the Human Processing and Representation of Information. W. H. Freeman and Co., San Francisco, 1972.
13. Rabiner, L.R. and Gold, B. Theory and Application of Digital Signal Processing. Prentice-Hall, Englewood Cliffs, New Jersey, 1975.
14. Rau, B. R. and Glaeser, C. D. Some Scheduling Techniques and an Easily Schedulable Horizontal Architecture for High Performance Scientific Computing. Proc. 14th Annual Workshop on Microprogramming, Oct, 1981, pp. 183-198.
15. Tamura, H., Sakane, S., Tomita, F., Yokoya, N., Sakaue, K. and Kaneko, N. SPIDER Users'Manual Joint System Development Corp., Tokyo, 1983.
16. Tokoro, M., Tamura, E. and Takizuka, T. "Optimization of Microprograms." IEEE Trans, on Computers C-30, 7 (July 1981), 491-504.
17. Vegdahl, S. Local Code Generation and Compaction in Optimizing Microcode Compilers. Ph.D. Th., Carnegie-Mellon University, December 1982.
18. Woo, B., Un, L. and Ware, F. A High-Speed 32 Bit IEEE Floating-Point Chip Set for Digital Signal Processing. Proceedings of ICASSP 84, IEEE, 1984, pp. 16.6.1-16.6.4.