A zero-IF sub-harmonic mixer with high LO-RF isolation using 0.18 μm CMOS technology

Proceedings of the 1st European Microwave Integrated Circuits Conference, EuMIC 2006

Volumn , Issue , 2006, Pages 336-339

  Hsu, Heng Ming ^a   Lee, Tai Hsing ^a  

^a NATIONAL CHUNG HSING UNIVERSITY   (Taiwan)

Author keywords

LO RF isolation; Low voltage; Sub harmonic mixer; Zero IF receiver

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC POTENTIAL; GAIN CONTROL; HARMONIC GENERATION;

LO-RF ISOLATION; LOW VOLTAGE; SUB-HARMONIC MIXERS; ZERO-IF RECEIVERS;

MIXER CIRCUITS;

EID: 41549145353     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EMICC.2006.282650     Document Type: Conference Paper

References (8)

1. H. Samavati, et al., "A 5GHz CMOS wireless LAN receiver front end," IEEE JSSC, vol. 35, no. 5, pp. 765-772, May 2000.
2. T. P. Liu, et al., "5-GHz CMOS radio transceiver front-end chipset," IEEE JSSC, vol. 35, no. 12, pp. 1927-1933, Dec. 2000.
3. S. J. Fang, et al., "A 2 GHz CMOS even harmonic mixer for direct conversion receivers," IEEE ISCAS, pp. 807-810, 2002.
4. L. Sheng, et al., "A wide-bandwidth Si/SiGe HBT direct conversion sub-harmonic mixer/downconverter," IEEE JSSC, vol. 35, no. 9, pp. 1329-1337, Sept. 2000.
5. D. A. Johnson, et al., "A packaged SiGe x2 sub-harmonic mixer for U-NII band applications," IEEE BCTM, pp. 159-162, 2001.
6. B. Gilbert, "The Micromixer: A highly linear variant of the Gilbert mixer using a bisymmetric Class-AB input stage," IEEE JSSC, vol. 32, pp. 1412-1423, Sept. 1997.
7. J. Crois et al., "A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology," IEEE JSSC, vol. 30, no. 12, pp. 1483-1492, Dec. 1995.
8. C.C. Meng, et al., "A High Isolation CMFB Downconversion Micromixer Using 0.18-μm Deep N-well CMOS Technology," IEEE RFIC Sym., pp. 619-622, 8-10 June 2003.